5秒后页面跳转
74AUP1G157GX PDF预览

74AUP1G157GX

更新时间: 2024-11-06 11:11:27
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
17页 270K
描述
Low-power 2-input multiplexerProduction

74AUP1G157GX 数据手册

 浏览型号74AUP1G157GX的Datasheet PDF文件第2页浏览型号74AUP1G157GX的Datasheet PDF文件第3页浏览型号74AUP1G157GX的Datasheet PDF文件第4页浏览型号74AUP1G157GX的Datasheet PDF文件第5页浏览型号74AUP1G157GX的Datasheet PDF文件第6页浏览型号74AUP1G157GX的Datasheet PDF文件第7页 
74AUP1G157  
Low-power 2-input multiplexer  
Rev. 10 — 12 July 2023  
Product data sheet  
1. General description  
The 74AUP1G157 is a single 2-input multiplexer. Schmitt trigger action at all inputs makes the  
circuit tolerant to slower input rise and fall times. This device ensures a very low static and dynamic  
power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified  
for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the  
damaging backflow current through the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
CMOS low power dissipation  
High noise immunity  
Overvoltage tolerant inputs to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Low static power consumption; ICC = 0.9 µA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 

与74AUP1G157GX相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G158 NXP

获取价格

Low-power 2-input multiplexer; inverting
74AUP1G158GF NXP

获取价格

Low-power 2-input multiplexer; inverting
74AUP1G158GM NEXPERIA

获取价格

Low-power 2-input multiplexer; invertingProduction
74AUP1G158GM NXP

获取价格

Low-power 2-input multiplexer; inverting
74AUP1G158GN NEXPERIA

获取价格

Low-power 2-input multiplexer; invertingProduction
74AUP1G158GS NEXPERIA

获取价格

Low-power 2-input multiplexer; invertingProduction
74AUP1G158GW NXP

获取价格

Low-power 2-input multiplexer; inverting
74AUP1G158GW NEXPERIA

获取价格

Low-power 2-input multiplexer; invertingProduction
74AUP1G158GW,125 NXP

获取价格

74AUP1G158 - Low-power 2-input multiplexer; inverting TSSOP 6-Pin
74AUP1G16 NEXPERIA

获取价格

Low-power buffer