5秒后页面跳转
74AHCT257PW,112 PDF预览

74AHCT257PW,112

更新时间: 2024-11-07 15:43:51
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
16页 82K
描述
74AHC(T)257 - Quad 2-input multiplexer; 3-state TSSOP 16-Pin

74AHCT257PW,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:TSSOP包装说明:4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.26
系列:AHCT/VHCT/VTJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:MULTIPLEXER
最大I(ol):0.008 A湿度敏感等级:1
功能数量:4输入次数:2
输出次数:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:11 ns
传播延迟(tpd):13.5 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Multiplexer/Demultiplexers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

74AHCT257PW,112 数据手册

 浏览型号74AHCT257PW,112的Datasheet PDF文件第2页浏览型号74AHCT257PW,112的Datasheet PDF文件第3页浏览型号74AHCT257PW,112的Datasheet PDF文件第4页浏览型号74AHCT257PW,112的Datasheet PDF文件第5页浏览型号74AHCT257PW,112的Datasheet PDF文件第6页浏览型号74AHCT257PW,112的Datasheet PDF文件第7页 
74AHC257; 74AHCT257  
Quad 2-input multiplexer; 3-state  
Rev. 02 — 9 May 2008  
Product data sheet  
1. General description  
The 74AHC257; 74AHCT257 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
No. 7-A.  
The 74AHC257; 74AHCT257 has four identical 2-input multiplexers with 3-state outputs,  
which select 4 bits of data from two sources and are controlled by a common data select  
input (S). The data inputs from source 0 (1I0 to 4I0) are selected when input S is LOW and  
the data inputs from source 1 (1I1 to 4I1) are selected when input S is HIGH. Data  
appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs.  
The 74AHC257; 74AHCT257 is the logic implementation of a 4-pole 2-position switch,  
where the position of the switch is determined by the logic levels applied to input S. The  
outputs are forced to a high-impedance OFF-state when OE is HIGH.  
The logic equations for the outputs are:  
1Y = OE × (1I1 × S + 1I0 × S)  
2Y = OE × (2I1 × S + 2I0 × S)  
3Y = OE × (3I1 × S + 3I0 × S)  
4Y = OE × (4I1 × S + 4I0 × S)  
The 74AHC257; 74AHCT257 is identical to the 74AHC258; 74AHCT258, but has  
non-inverting (true) outputs.  
2. Features  
I Balanced propagation delays  
I All inputs have Schmitt-trigger actions  
I Non-inverting data path  
I Inputs accept voltages higher than VCC  
I Input levels:  
N For 74AHC257: CMOS level  
N For 74AHCT257: TTL level  
I ESD protection:  
N HBM EIA/JESD22-A114E exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
N CDM EIA/JESD22-C101C exceeds 1000 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

与74AHCT257PW,112相关器件

型号 品牌 获取价格 描述 数据表
74AHCT257PW,118 NXP

获取价格

74AHC(T)257 - Quad 2-input multiplexer; 3-state TSSOP 16-Pin
74AHCT257PW-Q100 NEXPERIA

获取价格

Quad 2-input multiplexer; 3-state
74AHCT257PW-Q100J NXP

获取价格

74AHC(T)257-Q100 - Quad 2-input multiplexer; 3-state TSSOP 16-Pin
74AHCT257PW-T NXP

获取价格

暂无描述
74AHCT257-Q100 NEXPERIA

获取价格

Quad 2-input multiplexer; 3-state
74AHCT259 NXP

获取价格

8-bit addressable latch
74AHCT259D NXP

获取价格

8-bit addressable latch
74AHCT259D,118 NXP

获取价格

74AHC(T)259 - 8-bit addressable latch SOP 16-Pin
74AHCT259D-Q100J NXP

获取价格

74AHC(T)259-Q100 - 8-bit addressable latch SOP 16-Pin
74AHCT259D-T NXP

获取价格

IC AHCT/VHCT SERIES, OCTAL LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, 3.90 MM, PLAS