Datasheet > 72V36103L15PFG

72V36103L15PFG

更新时间： 2024-09-16 10:05:23

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
30页	265K
描述
FIFO, 64KX36, 10ns, Synchronous, CMOS, PQFP128, GREEN, TQFP-128

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72V36103L15PFG 数据手册

3.3 VOLT CMOS SyncFIFO^TMWITH BUS-MATCHING

16,384 x 36

32,768 x 36

65,536 x 36

IDT72V3683

IDT72V3693

IDT72V36103

• Big- or Little-Endian format for word and byte bus sizes

• Retransmit Capability

• Reset clears data and configures FIFO, Partial Reset clears data

but retains configuration settings

FEATURES

• Memory storage capacity:

IDT72V3683

IDT72V3693

IDT72V36103 – 65,536 x 36

–

16,384 x 36

32,768 x 36

• Mailbox bypass registers for each FIFO

• Free-running CLKA and CLKB may be asynchronous or

coincident (simultaneous reading and writing of data on a single

clock edge is permitted)

• Clock frequencies up to 100 MHz (6.5 ns access time)

• Clocked FIFO buffering data from Port A to Port B

• IDT Standard timing (using EF and FF) or First Word Fall

Through Timing (using OR and IR flag functions)

• Programmable Almost-Empty and Almost-Full flags; each has

five default offsets (8, 16, 64, 256 and 1,024)

• Serial or parallel programming of partial flags

• Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits

(byte)

• Easily expandable in width and depth

• Auto power down minimizes power dissipation

• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)

• Pin compatible with the lower density parts, IDT72V3623/

72V3633/72V3643/72V3653/72V3663/72V3673

• Industrial temperature range (–40°C to +85°C) is available

• Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

CSA

Port-A

W/RA

Control

ENA

Logic

MBA

RAM ARRAY

FIFO1

Mail1,

Mail2,

Reset

Logic

16,384 x 36

32,768 x 36

65,536 x 36

RS1

RS2

PRS

RTM

FIFO

Retransmit

Logic

Write

Pointer

Read

Pointer

A0-A35

B0-B35

Status Flag

Logic

EF/OR

FF/IR

FS2

FS0/SD

FS1/SEN

Programmable Flag

Offset Registers

Timing

Mode

FWFT

CLKB

CSB

W/RB

ENB

MBB

Port-B

Control

Logic

SIZE

Mail 2

4678 drw 01

MBF2

IDTandtheIDTlogoareregistered trademarksofIntegratedDeviceTechnology,Inc. TheSyncFIFO™isatrademarkofIntegratedDeviceTechnology,Inc.

COMMERICAL TEMPERATURE RANGE

OCTOBER 2008

DSC-4678/5

12 3 4 5 6 7...30

中文翻译

下载PDF

与72V36103L15PFG相关器件

型号	品牌	获取价格	描述	数据表
72V36103L15PFG8	IDT	获取价格	Bi-Directional FIFO, 64KX36, 10ns, Synchronous, CMOS, PQFP128
72V36104L10PF8	IDT	获取价格	TQFP-128, Reel
72V36104L10PF9	IDT	获取价格	TQFP-128, Tray
72V36104L10PFG	IDT	获取价格	Bi-Directional FIFO, 64KX36, 6.5ns, Synchronous, CMOS, PQFP128, GREEN, TQFP-128
72V36104L15PFG	IDT	获取价格	Bi-Directional FIFO, 64KX36, 10ns, Synchronous, CMOS, PQFP128, GREEN, TQFP-128
72V36106L10PF9	IDT	获取价格	TQFP-128, Tray
72V3611	RENESAS	获取价格	64 x 36 SyncFIFO, 3.3V
72V36110	RENESAS	获取价格	128K x 36 SuperSync II FIFO, 3.3V
72V36110L10BBG	IDT	获取价格	3.3 VOLT HIGH-DENSITY SUPERSYNC II
72V36110L10BBG8	IDT	获取价格	3.3 VOLT HIGH-DENSITY SUPERSYNC II

与72V36103L15PFG相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

6
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

6
SL74HC10N：高性能三输入与非门解析
2024-09-03

88
AIC1781A 电池充电控制器深度解析
2024-09-03

79

产品中心

服务支持

精选活动

关于我们

帮助中心

72V36103L15PFG

72V36103L15PFG 数据手册

与72V36103L15PFG相关器件

与72V36103L15PFG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72V36103L15PFG

72V36103L15PFG 数据手册

与72V36103L15PFG相关器件

与72V36103L15PFG相关文章

您还可以找

您在本页遇到什么问题？