5秒后页面跳转
71V67602S133PFGI PDF预览

71V67602S133PFGI

更新时间: 2024-11-09 05:57:03
品牌 Logo 应用领域
艾迪悌 - IDT 时钟静态存储器内存集成电路
页数 文件大小 规格书
23页 517K
描述
TQFP-100, Tray

71V67602S133PFGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TQFP
包装说明:LQFP, QFP100,.63X.87针数:100
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.33
最长访问时间:4.2 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100JESD-609代码:e3
长度:20 mm内存密度:9437184 bit
内存集成电路类型:CACHE SRAM内存宽度:36
湿度敏感等级:3功能数量:1
端子数量:100字数:262144 words
字数代码:256000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:256KX36输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.63X.87封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:2.5,3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.07 A最小待机电流:3.14 V
子类别:SRAMs最大压摆率:0.28 mA
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

71V67602S133PFGI 数据手册

 浏览型号71V67602S133PFGI的Datasheet PDF文件第2页浏览型号71V67602S133PFGI的Datasheet PDF文件第3页浏览型号71V67602S133PFGI的Datasheet PDF文件第4页浏览型号71V67602S133PFGI的Datasheet PDF文件第5页浏览型号71V67602S133PFGI的Datasheet PDF文件第6页浏览型号71V67602S133PFGI的Datasheet PDF文件第7页 
256K X 36, 512K X 18  
3.3VSynchronousSRAMs  
2.5V I/O, Burst Counter  
IDT71V67602  
IDT71V67802  
PipelinedOutputs,SingleCycleDeselect  
Features  
Description  
256K x 36, 512K x 18 memory configurations  
Supports high system speed:  
The IDT71V67602/7802 are high-speed SRAMs organized as  
256K x 36/512K x 18. The IDT71V676/78 SRAMs contain write, data,  
addressandcontrolregisters. InternallogicallowstheSRAMtogenerate  
aself-timedwritebaseduponadecisionwhichcanbeleftuntiltheendof  
thewritecycle.  
– 166MHz 3.5ns clock access time  
– 150MHz 3.8ns clock access time  
– 133MHz 4.2ns clock access time  
LBO input selects interleaved or linear burst mode  
Self-timed write cycle with global write control (GW), byte  
write enable (BWE), and byte writes (BWx)  
3.3V core power supply  
Power down controlled by ZZ input  
2.5V I/O supply (VDDQ)  
Packaged in a JEDEC Standard 100-pin plastic thin quad  
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch  
ball grid array.  
Theburstmodefeatureoffersthehighestlevelofperformancetothe  
systemdesigner,astheIDT71V67602/7802canprovidefourcyclesof  
dataforasingleaddresspresentedtotheSRAM. Aninternalburstaddress  
counteracceptsthefirstcycleaddressfromtheprocessor,initiatingthe  
accesssequence.Thefirstcycleofoutputdatawillbepipelinedforone  
cycle before it is available on the next rising clock edge. If burst mode  
operationisselected(ADV=LOW),thesubsequentthreecyclesofoutput  
datawillbeavailabletotheuseronthenextthreerisingclockedges. The  
orderofthesethreeaddressesaredefinedbytheinternalburstcounter  
andthe LBO inputpin.  
TheIDT71V67602/7802SRAMsutilizeIDT’slatesthigh-performance  
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm  
100-pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray  
(BGA) and 165 fine pitch ball grid array (fBGA).  
PinDescriptionSummary  
A0-A18  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enable  
CE  
CS0, CS1  
OE  
Chip Selects  
Output Enable  
Global Write Enable  
Byte Write Enable  
Individual Byte Write Selects  
Clock  
GW  
BWE  
(1 )  
BW1, BW2, BW3, BW4  
CLK  
Burst Address Advance  
Address Status (Cache Controller)  
Address Status (Processor)  
Linear / Interleaved Burst Order  
Sleep Mode  
Synchronous  
Synchronous  
Synchronous  
DC  
ADV  
ADSC  
ADSP  
LBO  
ZZ  
Asynchronous  
Synchronous  
N/A  
I/O0-I/O31, I/OP1-I/OP4  
Data Input / Output  
Core Power, I/O Power  
Ground  
VDD, VDDQ  
VSS  
Supply  
Supply  
N/A  
5311 tbl 01  
NOTE:  
1. BW3 and BW4 are not applicable for the IDT71V67802.  
FEBRUARY 2009  
1
©2002IntegratedDeviceTechnology,Inc.  
DSC-5311/07  

71V67602S133PFGI 替代型号

型号 品牌 替代类型 描述 数据表
IDT71V67602S133PFI IDT

类似代替

256K X 36, 512K X 18 3.3V Synchronous SRAMs 2.5V I/O, Burst Counter Pipelined Outputs, Sin

与71V67602S133PFGI相关器件

型号 品牌 获取价格 描述 数据表
71V67602S133PFGI8 IDT

获取价格

TQFP-100, Reel
71V67602S133PFI8 IDT

获取价格

Cache SRAM, 256KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
71V67602S150BG IDT

获取价格

Cache SRAM, 256KX36, 3.8ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V67602S150BG8 IDT

获取价格

Cache SRAM, 256KX36, 3.8ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
71V67602S150BQG IDT

获取价格

Cache SRAM, 256KX36, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
71V67602S150BQI IDT

获取价格

Cache SRAM, 256KX36, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FPBGA-165
71V67602S150BQI8 IDT

获取价格

SRAM
71V67602S150PFG IDT

获取价格

TQFP-100, Tray
71V67602S150PFG8 IDT

获取价格

TQFP-100, Reel
71V67602S150PFI8 IDT

获取价格

Cache SRAM, 256KX36, 3.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100