5秒后页面跳转
5T2110NLGI8 PDF预览

5T2110NLGI8

更新时间: 2024-09-22 04:38:55
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
24页 207K
描述
PLL Based Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), PQCC68, GREEN, PLASTIC, VFQFP-68

5T2110NLGI8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFP
包装说明:VQCCN, LCC68,.4SQ,20针数:68
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.82
系列:5T输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQCC-N68JESD-609代码:e3
长度:10 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:68实输出次数:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:VQCCN封装等效代码:LCC68,.4SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:1.5/2.5,2.5 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.1 ns
座面最大高度:1 mm子类别:Clock Driver
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:10 mm最小 fmax:250 MHz
Base Number Matches:1

5T2110NLGI8 数据手册

 浏览型号5T2110NLGI8的Datasheet PDF文件第2页浏览型号5T2110NLGI8的Datasheet PDF文件第3页浏览型号5T2110NLGI8的Datasheet PDF文件第4页浏览型号5T2110NLGI8的Datasheet PDF文件第5页浏览型号5T2110NLGI8的Datasheet PDF文件第6页浏览型号5T2110NLGI8的Datasheet PDF文件第7页 
IDT5T2110  
2.5V ZERO DELAY PLL  
DIFFERENTIAL CLOCK  
DRIVER TERACLOCK™  
FEATURES:  
DESCRIPTION:  
• 2.5VDD  
The IDT5T2110 is a 2.5V PLL differential clock driver intended for high  
performance computing and data-communications applications. The  
IDT5T2110hassixdifferentialoutputsinsixbanks, includingadedicated  
differential feedback. The redundant input capability allows for a smooth  
change over to a secondary clock source when the primary clock source  
isabsent.  
• 6 differential outputs  
• Low skew: 100ps all outputs  
• Selectable positive or negative edge synchronization  
• Tolerant of spread spectrum input clock  
• Synchronous output enable  
• Selectable inputs  
The feedback bank allows divide-by-functionality from 1 to 12 through  
the use of the DS[1:0] inputs. This provides the user with frequency  
multiplication1to12withoutusingdividedoutputsforfeedback. Eachoutput  
bank also allows for a divide-by functionality of 2 or 4.  
The5T2110featuresauser-selectable,single-endedordifferentialinputto  
sixdifferentialoutputs. Thedifferentialclockdriveralsoactsasatranslatorfrom  
a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended  
1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL outputs.  
Selectableinterfaceiscontrolledby3-levelinputsignalsthatmaybehard-wired  
toappropriatehigh-mid-lowlevels. Thedifferentialoutputscanbesynchro-  
nouslyenabled/disabled.  
• Input frequency: 4.17MHz to 250MHz  
• Output frequency: 12.5MHz to 250MHz  
• 1.8V / 2.5V LVTTL: up to 250MHz  
• HSTL / eHSTL: up to 250MHz  
• Hot insertable and over-voltage tolerant inputs  
• 3-level inputs for selectable interface  
• 3-level inputs for feedback divide selection with multiply ratios  
of(1-6, 8, 10, 12)  
• Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input  
interface  
• Selectable differential or single-ended inputs and six differen-  
tial outputs  
• PLL bypass for DC testing  
Furthermore,whenPEisheldhigh,alltheoutputsaresynchronizedwith  
thepositiveedgeoftheREFclockinput.WhenPEisheldlow,alltheoutputs  
are synchronized with the negative edge of REF.  
• External differential feedback, internal loop filter  
• Low Jitter: <75ps cycle-to-cycle  
• Power-down mode  
• Lock indicator  
• Available in BGA and VFQFPN package  
TxS  
FUNCTIONALBLOCKDIAGRAM  
1sOE  
1Q  
OMODE  
Divide  
Select  
1Q  
1F2:1  
2sOE  
PE  
2Q  
PD  
FS LOCK  
Divide  
Select  
PLL_EN  
2Q  
FB  
/N  
2F2:1  
3sOE  
3
3
FB/  
VREF2  
3Q  
3Q  
DS1:0  
Divide  
Select  
PLL  
0
1
REF0  
3F2:1  
4sOE  
5sOE  
REF0/  
VREF0  
0
1
4Q  
4Q  
Divide  
Select  
RxS  
4F2:1  
REF1  
REF1/  
VREF1  
REF_SEL  
Divide  
Select  
5Q  
5Q  
5F2:1  
QFB  
Divide  
Select  
QFB  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
FBF2:1  
INDUSTRIAL TEMPERATURE RANGE  
NOVEMBER 2004  
1
c
2004 Integrated Device Technology, Inc.  
DSC 5982/29  

与5T2110NLGI8相关器件

型号 品牌 获取价格 描述 数据表
5T2110NLI8 IDT

获取价格

Clock Driver, PQCC68
5T32011 ETC

获取价格

Peripheral IC
5T40140M-10NR ETC

获取价格

BUCHSE CENTRONICS PCB GERADE 14POL
5T40166PGG IDT

获取价格

Clock Generator, 125MHz, PDSO20, 0.173 INCH, ROHS COMPLIANT, MO-153, TSSOP-20
5T40166PGG8 IDT

获取价格

Clock Generator, 125MHz, PDSO20, 0.173 INCH, ROHS COMPLIANT, MO-153, TSSOP-20
5T40240M-10NR ETC

获取价格

BUCHSE CENTRONICS PCB GERADE 24POL
5T40360M-10NR ETC

获取价格

BUCHSE CENTRONICS PCB GERADE 36POL
5T40500M-10NR ETC

获取价格

BUCHSE CENTRONICS PCB GERADE 50POL
5T5.12CD ETC

获取价格

Analog IC
5T9010BBGI8 IDT

获取价格

PLL Based Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), PBGA144, LEAD F