Datasheet > XQV600-4CBG228Q

XQV600-4CBG228Q

更新时间： 2024-11-07 15:58:31

品牌	Logo	应用领域
赛灵思 - XILINX		栅可编程逻辑
页数	文件大小	规格书
31页	253K
描述
Field Programmable Gate Array, 3456 CLBs, 661111 Gates, CMOS, CQFP228, CERAMIC, QFP-228

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

XQV600-4CBG228Q 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	QFP
包装说明：	GQFF,	针数：	228
Reach Compliance Code：	compliant	ECCN代码：	3A001.A.2.C
HTS代码：	8542.39.00.01	风险等级：	5.25
CLB-Max的组合延迟：	0.8 ns	JESD-30 代码：	S-CQFP-F228
JESD-609代码：	e3	长度：	39.37 mm
可配置逻辑块数量：	3456	等效关口数量：	661111
端子数量：	228	最高工作温度：	125 °C
最低工作温度：	-55 °C	组织：	3456 CLBS, 661111 GATES
封装主体材料：	CERAMIC, METAL-SEALED COFIRED	封装代码：	GQFF
封装形状：	SQUARE	封装形式：	FLATPACK, GUARD RING
峰值回流温度（摄氏度）：	NOT SPECIFIED	可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY
认证状态：	Not Qualified	筛选级别：	MIL-PRF-38535 Class Q
座面最大高度：	3.302 mm	最大供电电压：	2.625 V
最小供电电压：	2.375 V	标称供电电压：	2.5 V
表面贴装：	YES	技术：	CMOS
温度等级：	MILITARY	端子面层：	MATTE TIN
端子形式：	FLAT	端子节距：	0.635 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	39.37 mm	Base Number Matches：	1

XQV600-4CBG228Q 数据手册

QPro Virtex 2.5V QML

High-Reliability FPGAs

DS002 (v1.5) December 5, 2001

Preliminary Product Specification

•

0.22 µm 5-layer metal process

100% factory tested

Features

•

Certified to MIL-PRF-38535 (Qualified Manufacturer

Listing)

Available to Standard Microcircuit Drawings

5962-99572 for XQV300

5962-99573 for XQV600

5962-99574 for XQV1000

•

Guaranteed over the full military temperature range

(–55°C to +125°C)

•

Ceramic and Plastic Packages

Fast, high-density Field-Programmable Gate Arrays

Contact Defense Supply Center Columbus (DSCC)

for more information at http://www.dscc.dla.mil

Densities from 100K to 1M system gates

System performance up to 200 MHz

Hot-swappable for Compact PCI

Description

The QPro™ Virtex™ FPGA family delivers high-perfor-

mance, high-capacity programmable logic solutions. Dra-

matic increases in silicon efficiency result from optimizing

the new architecture for place-and-route efficiency and

exploiting an aggressive 5-layer-metal 0.22 µm CMOS pro-

cess. These advances make QPro Virtex FPGAs powerful

and flexible alternatives to mask-programmed gate arrays.

The Virtex family comprises the four members shown in

Table 1.

•

Multi-standard SelectI/O™ interfaces

16 high-performance interface standards

Connects directly to ZBTRAM devices

Built-in clock-management circuitry

Four dedicated delay-locked loops (DLLs) for

advanced clock control

Four primary low-skew global clock distribution

nets, plus 24 secondary global nets

Building on experience gained from previous generations of

FPGAs, the Virtex family represents a revolutionary step

forward in programmable logic design. Combining a wide

variety of programmable system features, a rich hierarchy of

fast, flexible interconnect resources, and advanced process

technology, the QPro Virtex family delivers a high-speed

and high-capacity programmable logic solution that

enhances design flexibility while reducing time-to-market.

•

Hierarchical memory system

LUTs configurable as 16-bit RAM, 32-bit RAM,

16-bit dual-ported RAM, or 16-bit Shift Register

Configurable synchronous dual-ported 4K-bit

RAMs

Fast interfaces to external high-performance RAMs

Flexible architecture that balances speed and density

Refer to the “Virtex™ 2.5V Field Programmable Gate

Arrays” commercial data sheet for more information on

device architecture and timing specifications.

Dedicated carry logic for high-speed arithmetic

Dedicated multiplier support

Cascade chain for wide-input functions

Abundant registers/latches with clock enable, and

dual synchronous/asynchronous set and reset

Internal 3-state bussing

IEEE 1149.1 boundary-scan logic

Die-temperature sensing device

•

Supported by FPGA Foundation™ and Alliance

Development Systems

Complete support for Unified Libraries, Relationally

Placed Macros, and Design Manager

Wide selection of PC and workstation platforms

SRAM-based in-system configuration

Unlimited reprogrammability

Four programming modes

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS002 (v1.5) December 5, 2001

www.xilinx.com

Preliminary Product Specification

1-800-255-7778

12 3 4 5 6 7...31

中文翻译

下载PDF

与XQV600-4CBG228Q相关器件

型号	品牌	获取价格	描述	数据表
XQV600-4HQG240N	XILINX	获取价格	Field Programmable Gate Array, 3456 CLBs, 661111 Gates, CMOS, PQFP240, PLASTIC, HQFP-240
XQV600E-6BGG432N	XILINX	获取价格	Field Programmable Gate Array, 3456 CLBs, 985882 Gates, 357.2MHz, CMOS, PBGA432, PLASTIC,
XQVR1000	XILINX	获取价格	QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR1000-4CG560B	XILINX	获取价格	Field Programmable Gate Array, 27648-Cell, CMOS, CBGA560
XQVR1000-4CG560M	XILINX	获取价格	QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR1000-4CG560Q	XILINX	获取价格	Field Programmable Gate Array, 6144 CLBs, 1124022 Gates, 27648-Cell, CMOS, CBGA560, HEAT S
XQVR1000-4CG560V	XILINX	获取价格	QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR1000-4CGG560Q	XILINX	获取价格	Field Programmable Gate Array, 6144 CLBs, 1124022 Gates, CMOS, CBGA560, HEAT SINK, CERAMIC
XQVR300	XILINX	获取价格	QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR300-4CB228B	XILINX	获取价格	Field Programmable Gate Array, 6912-Cell, CMOS, CQFP228,

与XQV600-4CBG228Q相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

XQV600-4CBG228Q

XQV600-4CBG228Q 技术参数

XQV600-4CBG228Q 数据手册

与XQV600-4CBG228Q相关器件

与XQV600-4CBG228Q相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

XQV600-4CBG228Q

XQV600-4CBG228Q 技术参数

XQV600-4CBG228Q 数据手册

与XQV600-4CBG228Q相关器件

与XQV600-4CBG228Q相关文章

您还可以找

您在本页遇到什么问题？