5秒后页面跳转
XQVR600-4CBG228M PDF预览

XQVR600-4CBG228M

更新时间: 2024-09-17 20:37:35
品牌 Logo 应用领域
赛灵思 - XILINX 可编程逻辑
页数 文件大小 规格书
17页 603K
描述
Field Programmable Gate Array, 3456 CLBs, 661111 Gates, CMOS, CQFP228, CERAMIC, QFP-228

XQVR600-4CBG228M 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:CERAMIC, QFP-228针数:228
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.39.00.01风险等级:5.31
JESD-30 代码:S-CQFP-F228JESD-609代码:e3
长度:39.37 mm可配置逻辑块数量:3456
等效关口数量:661111端子数量:228
最高工作温度:125 °C最低工作温度:-55 °C
组织:3456 CLBS, 661111 GATES封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:GQFF封装形状:SQUARE
封装形式:FLATPACK, GUARD RING峰值回流温度(摄氏度):NOT SPECIFIED
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:3.302 mm最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:MATTE TIN
端子形式:FLAT端子节距:0.635 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
总剂量:100k Rad(Si) V宽度:39.37 mm
Base Number Matches:1

XQVR600-4CBG228M 数据手册

 浏览型号XQVR600-4CBG228M的Datasheet PDF文件第2页浏览型号XQVR600-4CBG228M的Datasheet PDF文件第3页浏览型号XQVR600-4CBG228M的Datasheet PDF文件第4页浏览型号XQVR600-4CBG228M的Datasheet PDF文件第5页浏览型号XQVR600-4CBG228M的Datasheet PDF文件第6页浏览型号XQVR600-4CBG228M的Datasheet PDF文件第7页 
17  
QPro Virtex 2.5V Radiation-Hardened FPGAs  
DS028 (v2.1) November 5, 2010  
Product Specification  
Features  
0.22 µm 5-layer epitaxial process  
Supported by FPGA Foundation™ and Alliance  
Development Systems  
QML certified  
Complete support for Unified Libraries, Relationally  
Placed Macros, and Design Manager  
Radiation-hardened FPGAs for space and satellite  
applications  
Wide selection of PC and workstation platforms  
Guaranteed total ionizing dose to 100K Rad(si)  
SRAM-based in-system configuration  
2
Latch-up immune to LET = 125 MeV cm /mg  
Unlimited reprogrammability  
Four programming modes  
SEU immunity achievable with recommended  
redundancy implementation  
Guaranteed over the full military temperature range  
(–55°C to +125°C)  
Available to Standard Microcircuit Drawings. Contact  
Defense Supply Center Columbus (DSCC) for more  
information at http://www.dscc.dla.mil  
Fast, high-density Field-Programmable Gate Arrays  
5962-99572 for XQVR300  
5962-99573 for XQVR600  
5962-99574 for XQVR1000  
Densities from 100k to 1M system gates  
System performance up to 200 MHz  
Hot-swappable for Compact PCI  
Multi-standard SelectIO™ interfaces  
Description  
16 high-performance interface standards  
Connects directly to ZBTRAM devices  
The QPro™ Virtex® family delivers high-performance,  
high-capacity programmable logic solutions. Dramatic  
increases in silicon efficiency result from optimizing the new  
architecture for place-and-route efficiency and exploiting an  
aggressive 5-layer-metal 0.22 µm CMOS process. These  
advances make QPro Virtex FPGAs powerful and flexible  
alternatives to mask-programmed gate arrays. The Virtex  
radiation-hardened family comprises the three members  
shown in Table 1.  
Built-in clock-management circuitry  
Four dedicated delay-locked loops (DLLs) for  
advanced clock control  
Four primary low-skew global clock distribution  
nets, plus 24 secondary global nets  
Hierarchical memory system  
LUTs configurable as 16-bit RAM, 32-bit RAM,  
16-bit dual-ported RAM, or 16-bit Shift Register  
Building on experience gained from previous generations of  
FPGAs, the Virtex family represents a revolutionary step  
forward in programmable logic design. Combining a wide  
variety of programmable system features, a rich hierarchy of  
fast, flexible interconnect resources, and advanced process  
technology, the QPro Virtex family delivers a high-speed  
and high-capacity programmable logic solution that  
Configurable synchronous dual-ported 4k-bit  
RAMs  
Fast interfaces to external high-performance RAMs  
Flexible architecture that balances speed and density  
Dedicated carry logic for high-speed arithmetic  
Dedicated multiplier support  
enhances design flexibility while reducing time-to-market.  
Refer to the Virtex 2.5V FPGA commercial data sheet at  
http://www.xilinx.com/support/documentation/virtex.htm for  
more information on device architecture and timing  
specifications.  
Cascade chain for wide-input functions  
Abundant registers/latches with clock enable, and  
dual synchronous/asynchronous set and reset  
Internal 3-state bussing  
IEEE 1149.1 boundary-scan logic  
Die-temperature sensing device  
© Copyright 2001–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and  
other countries. All other trademarks are the property of their respective owners.  
DS028 (v2.1) November 5, 2010  
www.xilinx.com  
Product Specification  
1

与XQVR600-4CBG228M相关器件

型号 品牌 获取价格 描述 数据表
XQZU11EG-1FFRB1156I XILINX

获取价格

Micro Peripheral IC,
XQZU11EG-1FFRB1156M XILINX

获取价格

Micro Peripheral IC,
XQZU11EG-2FFRB1156I XILINX

获取价格

Micro Peripheral IC,
XR0145P E-SWITCH

获取价格

All Dimension In MM
XR0147P E-SWITCH

获取价格

All Dimension In MM
XR0208P E-SWITCH

获取价格

ALL DIMENSIONS IN MM [INCH].
XR0209P E-SWITCH

获取价格

ALL DIMENSIONS IN MM [INCH].
XR0230P E-SWITCH

获取价格

ALL DIMENSIONS IN MM [INCH].
XR-082CN ETC

获取价格

Voltage-Feedback Operational Amplifier
XR-082CP EXAR

获取价格

Operational Amplifier, 2 Func, 20000uV Offset-Max, BIPolar, PDIP8, PLASTIC, DIP-8