5秒后页面跳转
XQR2V6000-4CF1144H PDF预览

XQR2V6000-4CF1144H

更新时间: 2024-09-17 20:41:27
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
128页 2777K
描述
Field Programmable Gate Array, 8448 CLBs, 6000000 Gates, 650MHz, 76032-Cell, CMOS, CBGA1144, 1 MM PITCH, CERAMIC, MS-034-AAR-1, CGA-1144

XQR2V6000-4CF1144H 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:CGA包装说明:CGA, CGA1144,34X34,40
针数:1144Reach Compliance Code:unknown
ECCN代码:USML XV(E)HTS代码:8542.39.00.01
风险等级:5.88最大时钟频率:650 MHz
CLB-Max的组合延迟:0.44 nsJESD-30 代码:S-CBGA-X1144
JESD-609代码:e0长度:35 mm
湿度敏感等级:1可配置逻辑块数量:8448
等效关口数量:6000000输入次数:824
逻辑单元数量:76032输出次数:824
端子数量:1144最高工作温度:125 °C
最低工作温度:-55 °C组织:8448 CLBS, 6000000 GATES
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:CGA
封装等效代码:CGA1144,34X34,40封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):225
电源:1.5,1.5/3.3,3.3 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:7 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.575 V
最小供电电压:1.425 V标称供电电压:1.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:UNSPECIFIED端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:35 mmBase Number Matches:1

XQR2V6000-4CF1144H 数据手册

 浏览型号XQR2V6000-4CF1144H的Datasheet PDF文件第2页浏览型号XQR2V6000-4CF1144H的Datasheet PDF文件第3页浏览型号XQR2V6000-4CF1144H的Datasheet PDF文件第4页浏览型号XQR2V6000-4CF1144H的Datasheet PDF文件第5页浏览型号XQR2V6000-4CF1144H的Datasheet PDF文件第6页浏览型号XQR2V6000-4CF1144H的Datasheet PDF文件第7页 
0
R
QPro Virtex-II 1.5V Radiation  
Hardened QML Platform FPGAs  
0
0
DS124 (v1.1) January 8, 2004  
Product Specification  
Summary of Radiation Hardened QPro™ Virtex™-II Features  
·
·
·
Precise clock de-skew  
Flexible frequency synthesis  
High-resolution phase shifting  
Industry First Radiation Hardened Platform FPGA  
Solution  
Guaranteed total ionizing dose to 200K Rad(si)  
-
16 global clock multiplexer buffers  
2
Latch-up immune to LET > 160 MeV-cm /mg  
Active Interconnect Technology  
SEU in GEO upsets < 1.5E-6 per device day  
achievable with recommended redundancy  
implementation  
Certified to MIL-PRF-38535 (Qualified Manufacturer  
Listing)  
-
-
Fourth generation segmented routing structure  
Predictable, fast routing delay, independent of  
fanout  
SelectIO™-Ultra Technology  
-
-
-
Up to 824 user I/Os  
Guaranteed over the full military temperature range  
(–55°C to +125° C)  
Ceramic and Plastic Wire-Bond and Flip-Chip Grid  
Array Packages  
IP-Immersion Architecture  
19 single-ended and six differential standards  
Programmable sink current (2 mA to 24 mA) per  
I/O  
Digitally Controlled Impedance (DCI) I/O: on-chip  
termination resistors for single-ended I/O standards  
Differential Signaling  
-
-
-
-
-
Densities from 1M to 6M system gates  
300+ MHz internal clock speed (Advance Data)  
622+ Mb/s I/O (Advance Data)  
·
622 Mb/s Low-Voltage Differential Signaling I/O  
(LVDS) with current mode drivers  
Bus LVDS I/O  
Lightning Data Transport (LDT) I/O with current  
driver buffers  
Low-Voltage Positive Emitter-Coupled Logic  
(LVPECL) I/O  
Built-in DDR input and output registers  
·
·
SelectRAM™ Memory Hierarchy  
-
2.5 Mb of dual-port RAM in 18 Kbit block  
SelectRAM resources  
·
·
-
Up to 1 Mb of distributed SelectRAM resources  
High-Performance Interfaces to External Memory  
-
DRAM interfaces  
-
Proprietary high-performance SelectLink  
Technology  
·
·
·
·
·
·
SDR/DDR SDRAM  
Network FCRAM  
Reduced Latency DRAM  
High-bandwidth data path  
Double Data Rate (DDR) link  
Web-based HDL generation methodology  
-
-
SRAM interfaces  
·
SDR/DDR SRAM  
Supported by Xilinx Foundation Series™ and Alliance  
Series™ Development Systems  
·
QDR SRAM  
CAM interfaces  
-
-
-
Integrated VHDL and Verilog design flows  
Compilation of 10M system gates designs  
Internet Team Design (ITD) tool  
Arithmetic Functions  
-
-
Dedicated 18-bit x 18-bit multiplier blocks  
Fast look-ahead carry logic chains  
SRAM-Based In-System Configuration  
Flexible Logic Resources  
-
-
-
-
-
Fast SelectMAP configuration  
IEEE 1532 support  
Partial reconfiguration  
Unlimited reprogrammability  
Readback capability  
-
Up to 67,584 internal registers/latches with Clock  
Enable  
-
Up to 67,584 look-up tables (LUTs) or cascadable  
16-bit shift registers  
-
-
Wide multiplexers and wide-input function support  
Horizontal cascade chain and sum-of-products  
support  
0.15 µm 8-Layer Metal Process with 0.12 µm  
High-Speed Transistors  
1.5V (VCCINT) Core Power Supply, Dedicated 3.3V  
VCCAUX Auxiliary and VCCO I/O Power Supplies  
-
Internal 3-state busing  
High-Performance Clock Management Circuitry  
Up to 12 DCM (Digital Clock Manager) modules  
IEEE 1149.1 Compatible Boundary-Scan Logic Support  
-
© 2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS124 (v1.1) January 8, 2004  
www.xilinx.com  
1
Product Specification  
1-800-255-7778  

与XQR2V6000-4CF1144H相关器件

型号 品牌 获取价格 描述 数据表
XQR2V6000-4CF1144M XILINX

获取价格

Field Programmable Gate Array, 8448 CLBs, 6000000 Gates, 650MHz, 76032-Cell, CMOS, CBGA114
XQR4000XL ETC

获取价格

QPRO XQR4000XL Radiation Hardened FPGAs
XQR4013XL-3CB228M ETC

获取价格

Field Programmable Gate Array (FPGA)
XQR4036XL-3CB228M ETC

获取价格

Field Programmable Gate Array (FPGA)
XQR4062XL-3CB228M ETC

获取价格

Field Programmable Gate Array (FPGA)
XQR4VFX140-10CF1509V XILINX

获取价格

Field Programmable Gate Array, 16128 CLBs, 1028MHz, 142128-Cell, CMOS, CBGA1509, CERAMIC,
XQR4VFX60-10CF1144V XILINX

获取价格

Field Programmable Gate Array, 6656 CLBs, 1028MHz, 56880-Cell, CMOS, CBGA1144, CERAMIC, CG
XQR4VSX55-10CF1140V XILINX

获取价格

Field Programmable Gate Array, 6144 CLBs, 1028MHz, 55296-Cell, CMOS, CBGA1140, CERAMIC, CG
XQR5VFX130-1CF1752B XILINX

获取价格

Field Programmable Gate Array, 10240 CLBs, CMOS, CBGA1752, CGA-1752
XQR5VFX130-1CF1752V XILINX

获取价格

Field Programmable Gate Array, 10240 CLBs, 1098MHz, 131072-Cell, CMOS, CBGA1752, CGA-1752