5秒后页面跳转
捷配首页

Datasheet > XQR5VFX130-1CF1752V
XQR5VFX130-1CF1752V PDF预览

XQR5VFX130-1CF1752V

更新时间： 2024-11-07 19:50:47
品牌 Logo 应用领域
赛灵思 - XILINX 时钟栅可编程逻辑
页数 文件大小 规格书
41页 1395K
描述
Field Programmable Gate Array, 10240 CLBs, 1098MHz, 131072-Cell, CMOS, CBGA1752, CGA-1752

阅读下载

中文翻译

获取价格

XQR5VFX130-1CF1752V 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：CGA
包装说明：CGA, HPGA1752,42X42,40针数：1752
Reach Compliance Code：compliantECCN代码：9A515.E.2
HTS代码：8542.39.00.01风险等级：5.8
最大时钟频率：1098 MHzJESD-30 代码：S-CBGA-X1752
JESD-609代码：e0长度：45 mm
可配置逻辑块数量：10240输入次数：836
逻辑单元数量：131072输出次数：836
端子数量：1752最高工作温度：125 °C
最低工作温度：-55 °C组织：10240 CLBS
封装主体材料：CERAMIC, METAL-SEALED COFIRED封装代码：CGA
封装等效代码：HPGA1752,42X42,40封装形状：SQUARE
封装形式：GRID ARRAY峰值回流温度（摄氏度）：NOT SPECIFIED
电源：1,1.2/3.3,2.5 V可编程逻辑类型：FIELD PROGRAMMABLE GATE ARRAY
认证状态：Not Qualified座面最大高度：9.6 mm
子类别：Field Programmable Gate Arrays最大供电电压：1.05 V
最小供电电压：0.95 V标称供电电压：1 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：TIN LEAD
端子形式：UNSPECIFIED端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
总剂量：1M Rad(Si) V宽度：45 mm
Base Number Matches：1

XQR5VFX130-1CF1752V 数据手册

 浏览型号XQR5VFX130-1CF1752V的Datasheet PDF文件第2页浏览型号XQR5VFX130-1CF1752V的Datasheet PDF文件第3页浏览型号XQR5VFX130-1CF1752V的Datasheet PDF文件第4页浏览型号XQR5VFX130-1CF1752V的Datasheet PDF文件第5页浏览型号XQR5VFX130-1CF1752V的Datasheet PDF文件第6页浏览型号XQR5VFX130-1CF1752V的Datasheet PDF文件第7页 
Radiation-Hardened, Space-Grade  
Virtex-5QV FPGA Data Sheet:  
DC and Switching Characteristics  
Product Specification  
0
0
DS692 (v1.2) July 24, 2013  
Virtex-5QV FPGA Electrical Characteristics  
Radiation-hardened Virtex®-5QV FPGAs are available in  
the -1 speed grade only. Virtex-5QV FPGA DC and AC  
characteristics are specified for military temperatures.  
•
DS192, Radiation-Hardened, Space-Grade  
Virtex-5QV Device Overview  
•
UG520, Virtex-5QV FPGA Packaging and Pinout  
Specification  
All supply voltage and junction temperature specifications  
are representative of worst-case conditions. The  
parameters included are common to popular designs and  
typical conditions.  
•
•
•
•
UG190, Virtex-5 FPGA User Guide  
UG191, Virtex-5 FPGA Configuration Guide  
UG193, Virtex-5 FPGA XtremeDSP™ Design  
This Virtex-5QV FPGA data sheet, part of an overall set of  
documentation on the Virtex-5 family of FPGAs, is available  
on the Xilinx website:  
UG198, Virtex-5 FPGA RocketIO™ GTX Transceiver  
User Guide  
•
•
•
UG194, Virtex-5 FPGA Tri-Mode Ethernet Media  
Access Controller User Guide  
UG197, Virtex-5 FPGA Integrated Endpoint Block User  
Guide for PCI Express® Designs  
UG203, Virtex-5 FPGA PCB Designer’s Guide  
Virtex-5QV FPGA DC Characteristics  
Table 1: Absolute Maximum Ratings  
Symbol  
VCCINT  
VCCAUX  
VCCO  
Description  
Internal supply voltage relative to GND  
Value  
–0.5 to 1.1  
–0.5 to 3.0  
–0.5 to 3.75  
–0.5 to 4.05  
–0.5 to 3.75  
–0.75 to 4.05  
–0.75 to VCCO + 0.5  
100  
Units  
V
Auxiliary supply voltage relative to GND  
Output drivers supply voltage relative to GND  
Key memory battery backup supply  
Input reference voltage  
3.3V I/O input voltage relative to GND(2) (user and dedicated I/Os)  
2.5V or below I/O input voltage relative to GND (user and dedicated I/Os)  
Current applied to an I/O pin, powered or unpowered  
Total current applied to all I/O pins, powered or unpowered  
Voltage applied to 3-state 3.3V output(2) (user and dedicated I/Os)  
Voltage applied to 3-state 2.5V or below output (user and dedicated I/Os)  
Storage temperature (ambient)  
V
V
VBATT  
VREF  
V
V
VIN  
V
V
IIN  
mA  
mA  
V
100  
VTS  
–0.75 to 4.05  
–0.75 to VCCO + 0.5  
–65 to 150  
+220  
V
TSTG  
TSOL  
°C  
°C  
Maximum soldering temperature(3)  
Notes:  
1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only,  
and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied.  
Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.  
2. For 3.3V I/O operation, refer to UG190: Virtex-5 FPGA User Guide, Chapter 6, 3.3V I/O Design Guidelines.  
3. For thermal considerations, refer to UG520: Virtex-5QV FPGA Packaging and Pinout Specification.  
4. 3.3V I/O absolute maximum limit applied to DC and AC signals.  
© Copyright 2010–2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Zynq, Kintex, Artix, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the  
United States and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.  
DS692 (v1.2) July 24, 2013  
www.xilinx.com  
Product Specification  
1
1234567...41

中文翻译

下载PDF

与XQR5VFX130-1CF1752V相关器件

型号 品牌 获取价格 描述 数据表
XQR5VFX130-1CN1752B XILINX

获取价格

 		Field Programmable Gate Array, 10240 CLBs, CMOS, CBGA1752, CGA-1752
XQR5VFX130-1CN1752V XILINX

获取价格

 		Field Programmable Gate Array, 10240 CLBs, CMOS, CBGA1752, CGA-1752
XQV100 XILINX

获取价格

 		QPro Virtex 2.5V QML High-Reliability FPGAs
XQV1000 XILINX

获取价格

 		Military 4Mbit ISP Configuration Flash PROM
XQV1000-4BG560N XILINX

获取价格

 		Field Programmable Gate Array, 6144 CLBs, 1124022 Gates, 27648-Cell, CMOS, PBGA560, PLASTI
XQV1000-4CG560M XILINX

获取价格

 		Field Programmable Gate Array, 6144 CLBs, 1124022 Gates, 27648-Cell, CMOS, CBGA560, CERAMI
XQV1000-4CG560Q XILINX

获取价格

 		Field Programmable Gate Array, 6144 CLBs, 1124022 Gates, CMOS, CBGA560, CERAMIC, CGA-560
XQV1000-4CGG560Q XILINX

获取价格

 		Field Programmable Gate Array, 6144 CLBs, 1124022 Gates, CMOS, CBGA560, CERAMIC, CGA-560
XQV1000E-6BG560N XILINX

获取价格

 		Field Programmable Gate Array, 6144 CLBs, 1569178 Gates, 357.2MHz, 27648-Cell, CMOS, PBGA5
XQV100-4BGG256N XILINX

获取价格

 		Field Programmable Gate Array, 600 CLBs, 108904 Gates, CMOS, PBGA256, PLASTIC, BGA-256

与XQR5VFX130-1CF1752V相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证