Radiation-Hardened, Space-Grade
Virtex-5QV Family Overview
0
0
DS192 (v1.4) November 12, 2014
Product Specification
General Description
The only reprogrammable and highest density radiation-hardened (RH) FPGA, the space-grade Virtex®-5QV FPGA provides RH
by design technology to meet the requirements of space applications that demand high-performance as well as high reliability. For
years, ASICs were the only solution available to system designers of high-performance space applications with long development
and fabrication times as well as high non-recurring engineering (NRE) costs. The Virtex-5QV FPGA combines unparalleled
density, performance, and radiation hardening with the flexibility of reconfigurability without the high risk of ASICs.
The Virtex-5QV device provides the compelling set of performance, features, and solutions for the radiation-hardened systems
market. Using the second generation Advanced Silicon Modular Block (ASMBL™) column-based architecture, the Virtex-5QV
FPGA contains an array of features to address the needs of a wide variety of advanced logic designs and many dedicated
system-level blocks, including powerful 36 Kb block RAM and FIFOs, second-generation 25 x 18 DSP slices, SelectIO™
technology with built-in digitally controlled impedance, ChipSync™ source-synchronous interface blocks, enhanced clock
management tiles with integrated digital clock managers (DCMs), phase-locked-loop (PLL) clock generators, and advanced
configuration options. Additional features include power-optimized, high-speed serial transceiver blocks for enhanced serial
connectivity, PCI Express® compliant integrated Endpoint blocks, and tri-mode Ethernet Media Access Controllers (MACs). These
features allow advanced logic designers to build the highest levels of connectivity and performance into their FPGA-based systems.
Built on a proven 65-nm copper process technology, the Virtex-5QV FPGA is a modern programmable alternative to custom ASIC
technology. The Virtex-5QV FPGA offers the latest solution for addressing the needs of critical space missions where design changes
can be accommodated late in the program or through reprogrammability, even after launch.
A Virtex-5QV FPGA provides exceptional hardness to single-event upsets (SEUs), total immunity to single-event latch-ups (SELs),
total ionizing doses (TIDs) of over 1 Mrad(Si), and datapath protection from single-event transients (SETs). Compatibility with the
commercial and defense-grade Virtex-5 FPGAs allows for low-cost, rapid prototyping and easy design migration to flight hardware
without the need for PCB changes.
Table 1: Virtex-5QV FPGA Family Members
Endpoint
Blocks
for
Max
RocketIO
GTX
Configurable Logic Blocks (CLBs)
Block RAM Blocks
Total
I/O
Max
User
I/O(8)
DSP48E
Slices(2)
CMTs
Ethernet
MACs(5)
Array
CLB
Max
Device
(4)
Logic
Cells
18 Kb
Max
(Kb)
Banks
(Row x Slices Distributed
36 Kb
PCI
Transceivers
(3)
(7)
(1)
(6)
Col)
RAM (Kb)
Express
XQR5VFX130 131,072 200 x 56 20,480
1,580
320
596
298 10,728
6
3
6
18
24
836
Notes:
1. Virtex-5QV FPGA CLB slices are organized differently from previous generations. Each CLB slice contains four LUTs and four flip-flops (previously it
was two LUTs and two flip-flops.)
2. Each DSP48E slice contains a 25 x 18 multiplier, an adder, and an accumulator.
3. Block RAMs are fundamentally 36 Kb in size. Each block can also be used as two independent 18 Kb blocks.
4. Each CMT contains two DCMs and one PLL.
5. This table lists separate Ethernet MACs per device.
6. RocketIO™ GTX transceivers are designed to run from 150 Mb/s to 4.25 Gb/s.
7. Includes configuration Bank 0.
8. This number does not include RocketIO transceivers.
© Copyright 2010–2014 Xilinx, Inc., Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, UltraScale, Virtex, Vivado, Zynq, and other designated brands included herein are
trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.
DS192 (v1.4) November 12, 2014
www.xilinx.com
Product Specification
1