5秒后页面跳转
XC2V3000-5FFG1517I PDF预览

XC2V3000-5FFG1517I

更新时间: 2024-09-20 20:09:51
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
70页 664K
描述
Field Programmable Gate Array, 3584 CLBs, 3000000 Gates, 934.58MHz, CMOS, PBGA1517, 1 MM PITCH, FLIP CHIP, FBGA-1517

XC2V3000-5FFG1517I 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:1 MM PITCH, FLIP CHIP, FBGA-1517针数:1517
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.82最大时钟频率:934.58 MHz
CLB-Max的组合延迟:0.44 nsJESD-30 代码:S-PBGA-B1517
JESD-609代码:e1长度:40 mm
湿度敏感等级:4可配置逻辑块数量:3584
等效关口数量:3000000端子数量:1517
组织:3584 CLBS, 3000000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:HBGA封装形状:SQUARE
封装形式:GRID ARRAY, HEAT SINK/SLUG峰值回流温度(摄氏度):245
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:3.4 mm最大供电电压:1.575 V
最小供电电压:1.425 V标称供电电压:1.5 V
表面贴装:YES技术:CMOS
端子面层:TIN SILVER COPPER端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:40 mm
Base Number Matches:1

XC2V3000-5FFG1517I 数据手册

 浏览型号XC2V3000-5FFG1517I的Datasheet PDF文件第2页浏览型号XC2V3000-5FFG1517I的Datasheet PDF文件第3页浏览型号XC2V3000-5FFG1517I的Datasheet PDF文件第4页浏览型号XC2V3000-5FFG1517I的Datasheet PDF文件第5页浏览型号XC2V3000-5FFG1517I的Datasheet PDF文件第6页浏览型号XC2V3000-5FFG1517I的Datasheet PDF文件第7页 
0
R
Virtex-II 1.5V  
Field-Programmable Gate Arrays  
0
0
DS031 (v1.1) December 6, 2000  
Advance Product Specification  
®
-
XCITEDigital Controlled Impedance (DCI) I/O:  
on-chip termination resistors for single-ended I/O  
standards  
Summary of Virtex -II Features  
Industry First Platform FPGA solution IP-Immersion™  
architecture  
-
-
PCI-X @ 133 MHz, PCI @ 66 MHz and 33 MHz  
compliance  
-
-
-
Densities from 40K to 10M system gates  
420 MHz internal clock speed (Advance Data)  
840+ Mb/s I/O (Advance Data)  
Differential Signaling  
·
840 Mb/s Low-Voltage Differential Signaling I/O  
(LVDS) with current mode drivers  
Bus LVDS I/O  
Lightning Data Transport (LDT) I/O with current  
driver buffers  
SelectRAMMemory Hierarchy  
·
·
-
3.5 Mb of True Dual-PortRAM in 18-Kbit block  
SelectRAM resources  
-
-
Up to 1.9 Mb of distributed SelectRAM resources  
·
Low-Voltage Positive Emitter-Coupled Logic  
(LVPECL) I/O  
High-performance interfaces to external memory  
·
Built-in DDR Input and Output registers  
·
·
·
·
400 Mb/s DDR-SDRAM interface (Advance Data)  
400 Mb/s FCRAM interface (Advance Data)  
333 Mb/s QDR-SRAM interface (Advance Data)  
600 Mb/s Sigma RAM interface (Advance Data)  
-
Proprietary high-performance SelectLink™  
Technology  
·
·
·
High-bandwidth data path  
Double Data Rate (DDR) link  
Web-based HDL generation methodology  
Arithmetic Functions  
-
-
Dedicated 18-bit x 18-bit multiplier blocks  
Fast look-ahead carry logic chains  
Supported by Xilinx Foundationand Alliance™  
Series Development Systems  
Flexible Logic Resources  
-
-
-
Integrated VHDL and Verilog design flows  
Compilation of 10M system gates designs  
Internet Team Design (ITD) tool  
-
Up to 122,880 internal registers / latches with  
Clock Enable  
-
Up to 122,880 look-up tables (LUTs) or cascadable  
16-bit shift registers  
SRAM-Based In-System Configuration  
-
-
Fast SelectMAPconfiguration  
-
-
Wide multiplexers and wide-input function support  
Triple Data Encryption Standard (DES) security  
option (Bitstream Encryption)  
Horizontal cascade chain and Sum-of-Products  
support  
-
-
-
-
IEEE1532 support  
-
Internal 3-state bussing  
Partial reconfiguration  
Unlimited re-programmability  
Readback capability  
High-Performance Clock Management Circuitry  
-
Up to 12 DCM (Digital Clock Manager) modules  
·
·
·
·
Precise clock de-skew  
Flexible frequency synthesis  
High-resolution phase shifting  
EMI reduction  
Power-Down Mode  
0.15 µm 8-Layer Metal process with 0.12 µm high-  
speed transistors  
-
16 global clock multiplexer buffers  
1.5 V (VCCINT) core power supply, dedicated 3.3 V  
V
Active InterconnectTechnology  
CCAUX auxiliary and VCCO I/O power supplies  
-
-
Fourth generation segmented routing structure  
Predictable, fast routing delay, independent of fanout  
IEEE 1149.1 compatible boundary-scan logic support  
Flip-Chip and Wire-Bond Ball Grid Array (BGA)  
packages in three standard fine pitches (0.80mm,  
1.00mm, and 1.27mm)  
SelectI/O-UltraTechnology  
-
-
Up to 1,108 user I/Os  
19 single-ended standards and six differential  
standards  
100% factory tested  
-
Programmable sink current (2 mA to 24 mA) per I/O  
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at  
http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners.  
DS031 (v1.1) December 6, 2000  
www.xilinx.com  
33  
Advance Product Specification  
1-800-255-7778  

与XC2V3000-5FFG1517I相关器件

型号 品牌 获取价格 描述 数据表
XC2V3000-5FG256C XILINX

获取价格

Virtex-II Platform FPGAs: Complete Data Sheet
XC2V3000-5FG256I XILINX

获取价格

Virtex-II Platform FPGAs: Complete Data Sheet
XC2V3000-5FG456C XILINX

获取价格

Virtex-II Platform FPGAs: Complete Data Sheet
XC2V3000-5FG456I XILINX

获取价格

Virtex-II Platform FPGAs: Complete Data Sheet
XC2V3000-5FG676C XILINX

获取价格

Virtex-II 1.5V Field-Programmable Gate Arrays
XC2V3000-5FG676I XILINX

获取价格

Virtex-II 1.5V Field-Programmable Gate Arrays
XC2V3000-5FGG676I XILINX

获取价格

Field Programmable Gate Array, 3584 CLBs, 3000000 Gates, 750MHz, 32256-Cell, CMOS, PBGA676
XC2V3000-6BF957C XILINX

获取价格

Virtex-II 1.5V Field-Programmable Gate Arrays
XC2V3000-6BF957I XILINX

获取价格

Virtex-II 1.5V Field-Programmable Gate Arrays
XC2V3000-6BFG957C XILINX

获取价格

Field Programmable Gate Array, 3584 CLBs, 3000000 Gates, 820MHz, CMOS, PBGA957, 40 X 40 MM