Datasheet > WCMA1008C1X-GF70

WCMA1008C1X-GF70

更新时间： 2024-01-08 18:33:50

品牌	Logo	应用领域
韦达 - WEIDA		/
页数	文件大小	规格书
11页	208K
描述
128K x 8 Static RAM

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

WCMA1008C1X-GF70 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.84
Is Samacsys：	N	Base Number Matches：	1

WCMA1008C1X-GF70 数据手册

WCMA1008C1X

Switching Characteristics^[4]Over the Operating Range

Parameter

Description

Min.

Max.

Min.

Max.

Unit

READ CYCLE

t_RC

Read Cycle Time

t_AA

Address to Data Valid

t_OHA

Data Hold from Address

Change

t_ACE

CE₁LOW to Data Valid, CE₂

HIGH to Data Valid

t_DOE

OE LOW to Data Valid

OE LOW to Low Z^[5]

OE HIGH to High Z^{[5, 6]}

t_LZOE

t_HZOE

t_LZCE

CE₁LOW to Low Z, CE₂

HIGH to Low Z^[5]

t_HZCE

t_PU

CE₁HIGH to High Z, CE₂

LOW to High Z^{[5, 6]}

CE₁LOW to Power-Up, CE₂

HIGH to Power-Up

t_PD

CE₁HIGH to Power-Down,

CE₂LOW to Power-Down

WRITE CYCLE^[7]

t_WC

Write Cycle Time

t_SCE

CE₁LOW to Write End, CE₂

HIGH to Write End

t_AW

t_HA

Address Set-Up to Write End

Address Hold from Write

End

t_SA

Address Set-Up to Write

Start

t_PWE

t_SD

WE Pulse Width

Data Set-Up to Write End

Data Hold from Write End

WE HIGH to Low Z^{[5, 6]}

WE LOW to High Z^[6]

t_HD

t_LZWE

t_HZWE

Notes:

4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the

specified I_OL/I_OHand 100-pF load capacitance.

5. At any given temperature and voltage condition, t_HZCEis less than t_LZCE, t_HZOEis less than t_LZOE, and t_HZWEis less than t_LZWEfor any given device.

6. t_HZOE, t_HZCE, and t_HZWEare specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

7. The internal write time of the memory is defined by the overlap of CE₁LOW and CE₂HIGH, and WE LOW. CE₁and WE must be LOW and CE₂HIGH to initiate

a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal

that terminates the write.

Page 4 of 11

1 2 345 6 7...11

下载PDF

与WCMA1008C1X-GF70相关器件

型号	品牌	描述	获取价格	数据表
WCMA1008C1X-TF55	WEIDA	128K x 8 Static RAM	获取价格
WCMA1008C1X-TF70	WEIDA	128K x 8 Static RAM	获取价格
WCMA1008U1X	WEIDA	128K x 8 Static RAM	获取价格
WCMA1008U1X-SF55	WEIDA	128K x 8 Static RAM	获取价格
WCMA1008U1X-SF70	WEIDA	128K x 8 Static RAM	获取价格
WCMA1008U1X-TF55	WEIDA	128K x 8 Static RAM	获取价格