5秒后页面跳转
W332M72V-100SBC PDF预览

W332M72V-100SBC

更新时间: 2024-09-18 20:19:03
品牌 Logo 应用领域
美高森美 - MICROSEMI 动态存储器内存集成电路
页数 文件大小 规格书
15页 257K
描述
Synchronous DRAM, 32MX72, 7ns, CMOS, PBGA208, 16 X 22 MM, PLASTIC, BGA-208

W332M72V-100SBC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:BGA,
针数:208Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.39Is Samacsys:N
访问模式:FOUR BANK PAGE BURST最长访问时间:7 ns
其他特性:AUTO/SELF REFRESHJESD-30 代码:R-PBGA-B208
内存密度:2415919104 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:72功能数量:1
端口数量:1端子数量:208
字数:33554432 words字数代码:32000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:32MX72
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:RECTANGULAR封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
自我刷新:YES最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

W332M72V-100SBC 数据手册

 浏览型号W332M72V-100SBC的Datasheet PDF文件第2页浏览型号W332M72V-100SBC的Datasheet PDF文件第3页浏览型号W332M72V-100SBC的Datasheet PDF文件第4页浏览型号W332M72V-100SBC的Datasheet PDF文件第5页浏览型号W332M72V-100SBC的Datasheet PDF文件第6页浏览型号W332M72V-100SBC的Datasheet PDF文件第7页 
W332M72V-XBX  
White Electronic Designs  
32Mx72 Synchronous DRAM  
FEATURES  
GENERAL DESCRIPTION  
High Frequency = 100, 125, 133MHz  
Package:  
The 256MByte (2Gb) SDRAM is a high-speed CMOS,  
dynamic random-access, memory using 5 chips containing  
536,870,912 bits. Each chip is internally configured as a  
quad-bank DRAM with a synchronous interface. Each of  
the chip’s 134,217,728-bit banks is organized as 8,192  
rows by 1,024 columns by 16 bits.  
• 219 Plastic Ball Grid Array (PBGA), 32 x 25mm  
3.3V 0.3V power supply  
Fully Synchronous; all signals registered on positive  
edge of system clock cycle  
Read and write accesses to the SDRAM are burst ori-  
ented; accesses start at a selected location and continue  
for a programmed number of locations in a programmed  
sequence. Accesses begin with the registration of an  
ACTIVE command, which is then followed by a READ or  
WRITE command. The address bits registered coincident  
with the ACTIVE command are used to select the bank  
and row to be accessed (BA0, BA1 select the bank; A0-  
12 select the row). The address bits registered coincident  
with the READ or WRITE command are used to select the  
starting column location for the burst access.  
Internal pipelined operation; column address can be  
changed every clock cycle  
Internal banks for hiding row access/precharge  
Programmable Burst length 1,2,4,8 or full page  
8,192 refresh cycles  
Commercial, Industrial and Military Temperature  
Ranges  
Organized as 32M x 72  
Weight: W332M72V-XBX – 3.5 grams typical  
The SDRAM provides for programmable READ or WRITE  
burst lengths of 1, 2, 4 or 8 locations, or the full page, with  
a burst terminate option.AnAUTO PRECHARGE function  
may be enabled to provide a self-timed row precharge that  
is initiated at the end of the burst sequence.  
BENEFITS  
40% SPACE SAVINGS  
Reduced part count  
Reduced I/O count  
• 19% I/O Reduction  
The 2Gb SDRAM uses an internal pipelined architecture to  
achieve high-speed operation. This architecture is compatible  
with the 2n rule of prefetch architectures, but it also allows  
the column address to be changed on every clock cycle to  
achieve a high-speed, fully random access. Precharging  
one bank while accessing one of the other three banks  
will hide the precharge cycles and provide seamless, high-  
speed, random-access operation.  
Reduced trace lengths for lower parasitic  
capacitance  
Suitable for hi-reliability applications  
Laminate interposer for optimum TCE match  
Pinout compatible with lower desities  
WEDPN4M72V-XB2X, WEDPN8M72V-XB2X and  
WEDPN16M72V-XB2X  
The 2Gb SDRAM is designed to operate at 3.3V. An auto  
refresh mode is provided, along with a power-saving,  
power-down mode.  
* This product is subject to change without notice.  
Discrete Approach  
11.9  
ACTUAL SIZE  
S
11.9  
11.9  
11.9  
11.9  
A
V
25  
I
54  
TSOP  
54  
TSOP  
54  
TSOP  
54  
TSOP  
54  
TSOP  
White Electronic Designs  
22.3  
W332M72V-XBX  
N
G
S
32  
Area  
5 x 265mm2 = 1328mm2  
5 x 54 pins = 270 pins  
800mm2  
219 Balls  
40%  
19%  
I/O  
Count  
March 2006  
Rev. 3  
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com  

与W332M72V-100SBC相关器件

型号 品牌 获取价格 描述 数据表
W332M72V-100SBI WEDC

获取价格

32Mx72 Synchronous DRAM
W332M72V-100SBI MICROSEMI

获取价格

Synchronous DRAM, 32MX72, 7ns, CMOS, PBGA208, 16 X 22 MM, PLASTIC, BGA-208
W332M72V-100SBM WEDC

获取价格

32Mx72 Synchronous DRAM
W332M72V-100SBM MICROSEMI

获取价格

Synchronous DRAM, 32MX72, 7ns, CMOS, PBGA208, 16 X 22 MM, PLASTIC, BGA-208
W332M72V-125BC WEDC

获取价格

32Mx72 Synchronous DRAM
W332M72V-125BI WEDC

获取价格

32Mx72 Synchronous DRAM
W332M72V-125BM WEDC

获取价格

32Mx72 Synchronous DRAM
W332M72V-125SBC WEDC

获取价格

32Mx72 Synchronous DRAM
W332M72V-125SBC MICROSEMI

获取价格

Synchronous DRAM, 32MX72, 6ns, CMOS, PBGA208, 16 X 22 MM, PLASTIC, BGA-208
W332M72V-125SBI WEDC

获取价格

32Mx72 Synchronous DRAM