W26020A
128K ´ 16 HIGH-SPEED CMOS STATIC RAM
GENERAL DESCRIPTION
The W26020A is a high-speed, low-power CMOS static RAM organized as 131,072 ´ 16 bits that
operates on a single 5-volt power supply. This device is manufactured using Winbond's high
performance CMOS technology.
The W26020A has an active low chip select, separate upper and lower byte selects, and a fast output
enable. No clock or refreshing is required. Separate byte select controls (LB and UB ) allow
individual bytes to be written and read. LB controls I/O1-I/O8, the lower byte. UB controls I/O9-
I/O16, the upper byte. This device is well suited for use in high-density, high-speed system
applications.
FEATURES
· High speed access time: 20/25 nS (max.)
· Low power consumption:
- Active: 1.5W (max.)
· All inputs and outputs directly TTL compatible
· Three-state outputs
· Data byte control
· Single +5V power supply
· Fully static operation
- LB (I/O1- I/O8), UB (I/O9- I/O16)
· Available packages: 44-pin type two TSOP
- No clock or refreshing
PIN CONFIGURATION
BLOCK DIAGRAM
V
DD
V
SS
A0
A1
A2
A3
A4
1
2
3
4
5
6
44
43
42
A15
A14
A13
A0
.
.
DECODER
CORE
ARRAY
A16
41
40
OE
UB
UB
CS
I/O1
I/O2
39
38
37
36
35
34
33
32
31
LB
CS
OE
I/O1
I/O16
7
8
CONTROL
.
.
DATA I/O
I/O15
I/O14
I/O13
WE
LB
I/O16
I/O3
I/O4
9
10
11
12
13
V
SS
V
DD
PIN DESCRIPTION
V
SS
V
DD
SYMBOL
A0- A16
I/O1- I/O16
DESCRIPTION
I/O5
I/O12
I/O11
I/O10
I/O9
Address Inputs
I/O6
I/O7
I/O8
WE
A5
14
15
16
Data Inputs/Outputs
Chip Select Inputs
Write Enable Input
30
29
28
CS
WE
OE
LB
NC
17
18
19
20
21
22
A12
A11
A10
A9
27
26
25
24
23
Output Enable Input
A6
Lower Byte Select I/O1- I/O8
Upper Byte Select I/O9- I/O16
A7
UB
A8
A16
NC
VDD
VSS
NC
Power Supply
Ground
No Connection
Publication Release Date: July 1998
Revision A3
- 1 -