5秒后页面跳转
UPD16732BN-XXX PDF预览

UPD16732BN-XXX

更新时间: 2024-09-15 23:39:47
品牌 Logo 应用领域
日电电子 - NEC 驱动
页数 文件大小 规格书
24页 184K
描述
LCD Display Driver

UPD16732BN-XXX 数据手册

 浏览型号UPD16732BN-XXX的Datasheet PDF文件第2页浏览型号UPD16732BN-XXX的Datasheet PDF文件第3页浏览型号UPD16732BN-XXX的Datasheet PDF文件第4页浏览型号UPD16732BN-XXX的Datasheet PDF文件第5页浏览型号UPD16732BN-XXX的Datasheet PDF文件第6页浏览型号UPD16732BN-XXX的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µ PD16732A, 16732B  
384-OUTPUT TFT-LCD SOURCE DRIVER  
(COMPATIBLE WITH 64-GRAY SCALES)  
DESCRIPTION  
The µ PD16732A, 16732B are a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales.  
Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of  
260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules.  
Because the output dynamic range is as large as VSS2 + 0.1 V to VDD2 – 0.1 V, level inversion operation of the LCD’s  
common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and  
column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter  
circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity.  
Assuring a maximum clock frequency of 65 MHz when driving at 3.0 V, 45 MHz when driving at 2.3 V, this driver is  
applicable to XGA-standard TFT-LCD panels and SXGA TFT-LCD panels by input display signal 2 systems (Clock  
divide).  
FEATURES  
CMOS level input (2.3 V to 3.6 V)  
384 Outputs  
Input of 6 bits (gradation data) by 6 dots  
Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and  
a D/A converter (R-DAC)  
High-speed data transfer: fMAX. = 65 MHz (internal data transfer speed when operating at VDD1 = 3.0 V)  
Output dynamic range VSS2 + 0.1 V to VDD2 – 0.1 V  
Apply for dot-line inversion, n-line inversion and column line inversion  
Output Voltage polarity inversion function (POL)  
Display data inversion function (POL2)  
Low power control function (LPC)  
Logic power supply voltage (VDD1) : 2.3 V to 3.6 V  
Driver power supply voltage (VDD2) : 8.5 ± 0.5 V  
Different point between µ PD16732A, 16732B : The ladder resistors value(Refer to 5. RELATIONSHIP  
BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE)  
ORDERING INFORMATION  
Part Number  
Package  
µ PD16732AN-×××  
µ PD16732BN-×××  
TCP (TAB package)  
TCP (TAB package)  
Remark The TCP’s external shape is customized. To order the required shape, please contact an NEC  
salesperson.  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for  
availability and additional information.  
Document No. S13972EJ3V0DS00 (3rd edition)  
Date Published August 1999 NS CP(K)  
Printed in Japan  
1999  
©
The mark shows major revised points.  

与UPD16732BN-XXX相关器件

型号 品牌 获取价格 描述 数据表
UPD16732D ETC

获取价格

UPD16732D Data Sheet | Data Sheet[06/2002]
UPD16732DN-XXX RENESAS

获取价格

LIQUID CRYSTAL DISPLAY DRIVER, UUC, TCP
UPD16732DN-XXX NEC

获取价格

Liquid Crystal Driver, 64-Segment, CMOS
UPD16732E ETC

获取价格

UPD16732E Data Sheet | Data Sheet[06/2002]
UPD16732N-XXX ETC

获取价格

LCD Display Driver
UPD16738N-XXX ETC

获取价格

Interface IC
UPD16738-XXX NEC

获取价格

Liquid Crystal Driver, 384-Segment, CMOS, DIE
UPD16738-XXX RENESAS

获取价格

LIQUID CRYSTAL DISPLAY DRIVER, UUC, DIE
UPD16740N-XXX ETC

获取价格

LCD Display Driver
UPD16742N-XXX ETC

获取价格

LCD Display Driver