5秒后页面跳转
TMS320TCI6482GTZ8 PDF预览

TMS320TCI6482GTZ8

更新时间: 2024-10-27 20:11:11
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
260页 1730K
描述
暂无描述

TMS320TCI6482GTZ8 数据手册

 浏览型号TMS320TCI6482GTZ8的Datasheet PDF文件第2页浏览型号TMS320TCI6482GTZ8的Datasheet PDF文件第3页浏览型号TMS320TCI6482GTZ8的Datasheet PDF文件第4页浏览型号TMS320TCI6482GTZ8的Datasheet PDF文件第5页浏览型号TMS320TCI6482GTZ8的Datasheet PDF文件第6页浏览型号TMS320TCI6482GTZ8的Datasheet PDF文件第7页 
TMS320TCI6482  
www.ti.com  
SPRS246K APRIL 2005REVISED MARCH 2012  
TMS320TCI6482  
Communications Infrastructure Digital Signal Processor  
Check for Samples: TMS320TCI6482  
1 Features  
12  
(FPGA, CPLD, ASICs, etc.)  
– 32M-Byte Total Addressable External  
Memory Space  
• High-Performance Communications  
Infrastructure DSP (TCI6482)  
– 1.17-, 1-, and 0.83-ns Instruction Cycle Time  
– 850-MHz, 1-GHz, and 1.2-GHz Clock Rate  
– Eight 32-Bit Instructions/Cycle  
– 9600 MIPS/MMACS (16-Bits)  
• Four 1x Serial RapidIO® Links (or One 4x),  
v1.2 Compliant  
– 1.25-, 2.5-, 3.125-Gbps Link Rates  
– Message Passing, DirectIO Support, Error  
Mgmt Extensions, Congestion Control  
– Commercial Temperature [0°C to 90°C]  
– Extended Temperature [-40°C to 105°C]  
• TMS320C64x+™ DSP Core  
– IEEE 1149.6 Compliant I/Os  
• DDR2 Memory Controller  
– Dedicated SPLOOP Instruction  
– Compact Instructions (16-Bit)  
– Instruction Set Enhancements  
– Exception Handling  
– Interfaces to DDR2-533 SDRAM  
– 32-Bit/16-Bit, 533-MHz (data rate) Bus  
– 512M-Byte Total Addressable External  
Memory Space  
• TMS320C64x+ Megamodule L1/L2 Memory  
Architecture:  
• EDMA3 Controller (64 Independent Channels)  
• 32-/16-Bit Host-Port Interface (HPI)  
• 32-Bit 33-/66-MHz, 3.3-V Peripheral Component  
Interconnect (PCI) Master/Slave Interface  
– 256K-Bit (32K-Byte) L1P Program Cache  
[Direct Mapped]  
– 256K-Bit (32K-Byte) L1D Data Cache  
[2-Way Set-Associative]  
– 16M-Bit (2048K-Byte) L2 Unified Mapped  
RAM/Cache [Flexible Allocation]  
– 256K-Bit (32K-Byte) L2 ROM  
– Time Stamp Counter  
Conforms to PCI Local Bus Specification (v2.3)  
• One Inter-Integrated Circuit (I2C) Bus  
• Two McBSPs  
• 10/100/1000 Mb/s Ethernet MAC (EMAC)  
– IEEE 802.3 Compliant  
– Supports Multiple Media Independent  
Interfaces (MII, GMII, RMII, and RGMII)  
– 8 Independent Transmit (TX) and  
8 Independent Receive (RX) Channels  
• 2 RSAs for CDMA Processing  
– Dedicated RAKE, PATH_SEARCH and  
RACH_SEARCH Instructions  
– Transmit Processing Capability  
• Two 64-Bit General-Purpose Timers,  
Configurable as Four 32-Bit Timers  
• UTOPIA  
• Enhanced Viterbi Decoder Coprocessor (VCP2)  
– Supports Over 694 7.95-Kbps AMR  
– Programmable Code Parameters  
• Enhanced Turbo Decoder Coprocessor (TCP2)  
– UTOPIA Level 2 Slave ATM Controller  
– 8-Bit Transmit and Receive Operations up to  
50 MHz per Direction  
– Supports up to Eight 2-Mbps 3GPP  
(6 Iterations)  
– Programmable Turbo Code and Decoding  
Parameters  
– User-Defined Cell Format up to 64 Bytes  
• VLYNQ™ Port  
– Full Duplex Serial Bus  
– Up to 4-Bit Transmit, 4-Bit Receive  
– Up to 125-MHz Operation  
• Endianess: Little Endian, Big Endian  
• 64-Bit External Memory Interface (EMIFA)  
– Glueless Interface to Asynchronous  
Memories (SRAM, Flash, and EEPROM) and  
Synchronous Memories (SBSRAM, ZBT  
SRAM)  
• 16 General-Purpose I/O (GPIO) Pins  
• System PLL and PLL Controller  
• Secondary PLL and PLL Controller, Dedicated  
to EMAC and DDR2 Memory Controller  
– Supports Interface to Standard Sync Devices  
and Custom Logic  
• Advanced Event Triggering (AET) Compatible  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
All trademarks are the property of their respective owners.  
2
PRODUCTION DATA information is current as of publication date. Products conform to  
specifications per the terms of the Texas Instruments standard warranty. Production  
processing does not necessarily include testing of all parameters.  
Copyright © 2005–2012, Texas Instruments Incorporated  
 

与TMS320TCI6482GTZ8相关器件

型号 品牌 获取价格 描述 数据表
TMS320TCI6482GTZA TI

获取价格

64-BIT, 66.6MHz, OTHER DSP, PBGA697, 24 X 24 MM, 0.80 MM PITCH, PLASTIC, BGA-697
TMS320TCI6482GTZA8 TI

获取价格

64-BIT, 66.6MHz, OTHER DSP, PBGA697, 24 X 24 MM, 0.80 MM PITCH, PLASTIC, BGA-697
TMS320TCI6482ZTZ TI

获取价格

Communications Infrastructure Digital Signal Processor
TMS320TCI6482ZTZ2 TI

获取价格

64-BIT, 66.6MHz, OTHER DSP, PBGA697, 24 X 24 MM, 0.80 MM PITCH, LEAD FREE, PLASTIC, BGA-69
TMS320TCI6482ZTZ8 TI

获取价格

Communications Infrastructure Digital Signal Processor
TMS320TCI6482ZTZA TI

获取价格

Communications Infrastructure Digital Signal Processor
TMS320TCI6482ZTZA8 TI

获取价格

Communications Infrastructure Digital Signal Processor
TMS320TCI6484 TI

获取价格

Communications Infrastructure Digital Signal Processor
TMS320TCI6484CMH TI

获取价格

Communications Infrastructure Digital Signal Processor
TMS320TCI6484CMHA TI

获取价格

暂无描述