5秒后页面跳转
TMS320C6424ZWT400 PDF预览

TMS320C6424ZWT400

更新时间: 2024-11-19 15:54:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
243页 2004K
描述
IC,DSP,32-BIT,CMOS,BGA,361PIN,PLASTIC

TMS320C6424ZWT400 技术参数

是否Rohs认证:符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:N位大小:32
格式:FIXED POINTJESD-30 代码:S-PBGA-B361
端子数量:361最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA361,19X19,32
封装形状:SQUARE封装形式:GRID ARRAY, FINE PITCH
电源:1.05/1.2,1.8,3.3 V认证状态:Not Qualified
RAM(字数):61440子类别:Digital Signal Processors
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
Base Number Matches:1

TMS320C6424ZWT400 数据手册

 浏览型号TMS320C6424ZWT400的Datasheet PDF文件第2页浏览型号TMS320C6424ZWT400的Datasheet PDF文件第3页浏览型号TMS320C6424ZWT400的Datasheet PDF文件第4页浏览型号TMS320C6424ZWT400的Datasheet PDF文件第5页浏览型号TMS320C6424ZWT400的Datasheet PDF文件第6页浏览型号TMS320C6424ZWT400的Datasheet PDF文件第7页 
TMS320C6424  
Fixed-Point Digital Signal Processor  
www.ti.com  
SPRS347AMARCH 2007REVISED APRIL 2007  
1 TMS320C6424 Fixed-Point Digital Signal Processor  
1.1 Features  
High-Performance Digital Signal Processor  
(C6424)  
C64x+ L1/L2 Memory Architecture  
256K-Bit (32K-Byte) L1P Program  
RAM/Cache [Flexible Allocation]  
640K-Bit (80K-Byte) L1D Data RAM/Cache  
[Flexible Allocation]  
1M-Bit (128K-Byte) L2 Unified Mapped  
RAM/Cache [Flexible Allocation]  
2.5-, 2-, 1.67-ns Instruction Cycle Time  
400-, 500-, 600-MHz C64x+™ Clock Rate  
Eight 32-Bit C64x+ Instructions/Cycle  
3200, 4000, 4800 MIPS  
Fully Software-Compatible With C64x  
Commercial and Extended Temperature  
Ranges  
Endianess: Supports Both Little Endian and  
Big Endian  
External Memory Interfaces (EMIFs)  
VelociTI.2™ Extensions to VelociTI™  
Advanced Very-Long-Instruction-Word (VLIW)  
TMS320C64x+™ DSP Core  
32-Bit DDR2 SDRAM Memory Controller  
With 256M-Byte Address Space (1.8-V I/O)  
Asynchronous 16-Bit Wide EMIF (EMIFA)  
With up to 128M-Byte Address Reach  
Eight Highly Independent Functional Units  
With VelociTI.2 Extensions:  
Flash Memory Interfaces  
Six ALUs (32-/40-Bit), Each Supports  
Single 32-Bit, Dual 16-Bit, or Quad 8-Bit  
Arithmetic per Clock Cycle  
Two Multipliers Support Four 16 x 16-Bit  
Multiplies (32-Bit Results) per Clock  
Cycle or Eight 8 x 8-Bit Multiplies (16-Bit  
Results) per Clock Cycle  
NOR (8-/16-Bit-Wide Data)  
NAND (8-/16-Bit-Wide Data)  
Enhanced Direct-Memory-Access (EDMA)  
Controller (64 Independent Channels)  
Two 64-Bit General-Purpose Timers (Each  
Configurable as Two 32-Bit Timers)  
Load-Store Architecture With Non-Aligned  
Support  
64 32-Bit General-Purpose Registers  
Instruction Packing Reduces Code Size  
All Instructions Conditional  
Additional C64x+™ Enhancements  
One 64-Bit Watch Dog Timer  
Two UARTs (One with RTS and CTS Flow  
Control)  
Master/Slave Inter-Integrated Circuit (I2C  
Bus™)  
Protected Mode Operation  
Exceptions Support for Error Detection  
and Program Redirection  
Hardware Support for Modulo Loop  
Auto-Focus Module Operation  
Two Multichannel Buffered Serial Ports  
(McBSPs)  
I2S and TDM  
AC97 Audio Codec Interface  
SPI  
Standard Voice Codec Interface (AIC12)  
Telecom Interfaces – ST-Bus, H-100  
128 Channel Mode  
C64x+ Instruction Set Features  
Byte-Addressable (8-/16-/32-/64-Bit Data)  
8-Bit Overflow Protection  
Bit-Field Extract, Set, Clear  
Normalization, Saturation, Bit-Counting  
VelociTI.2 Increased Orthogonality  
C64x+ Extensions  
Multichannel Audio Serial Port (McASP0)  
Four Serializers and SPDIF (DIT) Mode  
16-Bit Host-Port Interface (HPI)  
32-Bit 33-MHz, 3.3-V Peripheral Component  
Interconnect (PCI) Master/Slave Interface  
Conforms to PCI Specification 2.3  
Compact 16-bit Instructions  
Additional Instructions to Support  
Complex Multiplies  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this document.  
All trademarks are the property of their respective owners.  
PRODUCT PREVIEW information concerns products in the  
formative or design phase of development. Characteristic data and  
other specifications are design goals. Texas Instruments reserves  
the right to change or discontinue these products without notice.  
Copyright © 2007–2007, Texas Instruments Incorporated  

与TMS320C6424ZWT400相关器件

型号 品牌 获取价格 描述 数据表
TMS320C6424ZWT5 TI

获取价格

TMS320C6424 Fixed-Point Digital Signal Processor
TMS320C6424ZWT6 TI

获取价格

TMS320C6424 Fixed-Point Digital Signal Processor
TMS320C6424ZWT600 TI

获取价格

IC,DSP,32-BIT,CMOS,BGA,361PIN,PLASTIC
TMS320C6424ZWT7 TI

获取价格

TMS320C6424 Fixed-Point Digital Signal Processor
TMS320C6424ZWTA500 TI

获取价格

IC,DSP,32-BIT,CMOS,BGA,361PIN,PLASTIC
TMS320C6424ZWTL TI

获取价格

TMS320C6424 Fixed-Point Digital Signal Processor
TMS320C6424ZWTQ5 TI

获取价格

TMS320C6424 Fixed-Point Digital Signal Processor
TMS320C6424ZWTQ6 TI

获取价格

TMS320C6424 Fixed-Point Digital Signal Processor
TMS320C6452 TI

获取价格

TMS320C6452 Digital Signal Processor
TMS320C6452CUT9 TI

获取价格

C64x+ 定点 DSP- 高达 900MHz、1Gbps 以太网 | CUT | 529