5秒后页面跳转
TMS320C6454 PDF预览

TMS320C6454

更新时间: 2024-10-28 05:24:27
品牌 Logo 应用领域
德州仪器 - TI 数字信号处理器
页数 文件大小 规格书
225页 1799K
描述
Fixed-Point Digital Signal Processor

TMS320C6454 数据手册

 浏览型号TMS320C6454的Datasheet PDF文件第2页浏览型号TMS320C6454的Datasheet PDF文件第3页浏览型号TMS320C6454的Datasheet PDF文件第4页浏览型号TMS320C6454的Datasheet PDF文件第5页浏览型号TMS320C6454的Datasheet PDF文件第6页浏览型号TMS320C6454的Datasheet PDF文件第7页 
TMS320C6454  
Fixed-Point Digital Signal Processor  
www.ti.com  
SPRS311AAPRIL 2006REVISED DECEMBER 2006  
1 TMS320C6454 Fixed-Point Digital Signal Processor  
1.1 Features  
32-Bit DDR2 Memory Controller (DDR2-533  
SDRAM)  
High-Performance Fixed-Point DSP (C6454)  
1.39-, 1.17-, and 1-ns Instruction Cycle Time  
720-MHz, 850-MHz, and 1-GHz Clock Rate  
Eight 32-Bit Instructions/Cycle  
8000 MIPS/MMACS (16-Bits)  
Commercial Temperature [0°C to 90°C]  
EDMA3 Controller (64 Independent Channels)  
32-/16-Bit Host-Port Interface (HPI)  
32-Bit 33-/66-MHz, 3.3-V Peripheral Component  
Interconnect (PCI) Master/Slave Interface  
Conforms to PCI Specification 2.3  
One Inter-Integrated Circuit (I2C) Bus  
TMS320C64x+™ DSP Core  
Dedicated SPLOOP Instruction  
Compact Instructions (16-Bit)  
Instruction Set Enhancements  
Exception Handling  
Two McBSPs  
10/100/1000 Mb/s Ethernet MAC (EMAC)  
IEEE 802.3 Compliant  
Supports Multiple Media Independent  
Interfaces (MII, GMII, RMII, and RGMII)  
TMS320C64x+ Megamodule L1/L2 Memory  
Architecture:  
256K-Bit (32K-Byte) L1P Program Cache  
[Direct Mapped]  
256K-Bit (32K-Byte) L1D Data Cache  
[2-Way Set-Associative]  
8M-Bit (1048K-Byte) L2 Unified Mapped  
RAM/Cache [Flexible Allocation]  
256K-Bit (32K-Byte) L2 ROM  
Time Stamp Counter  
8 Independent Transmit (TX) and  
8 Independent Receive (RX) Channels  
Two 64-Bit General-Purpose Timers,  
Configurable as Four 32-Bit Timers  
16 General-Purpose I/O (GPIO) Pins  
System PLL and PLL Controller  
Secondary PLL and PLL Controller, Dedicated  
to EMAC and DDR2 Memory Controller  
Endianess: Little Endian, Big Endian  
IEEE-1149.1 (JTAG™)  
Boundary-Scan-Compatible  
64-Bit External Memory Interface (EMIFA)  
Glueless Interface to Asynchronous  
Memories (SRAM, Flash, and EEPROM) and  
Synchronous Memories (SBSRAM and ZBT  
SRAM)  
Supports Interface to Standard Sync  
Devices and Custom Logic (FPGA, CPLD,  
ASICs, etc.)  
697-Pin Ball Grid Array (BGA) Package  
(ZTZ or GTZ Suffix), 0.8-mm Ball Pitch  
0.09-µm/7-Level Cu Metal Process (CMOS)  
3.3-/1.8-/1.5-V I/Os, 1.25-/1.2-V Internal  
Pin-Compatible with the TMS320C6455  
Fixed-Point Digital Signal Processor  
32M-Byte Total Addressable External  
Memory Space  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this document.  
All trademarks are the property of their respective owners.  
PRODUCT PREVIEW information concerns products in the  
formative or design phase of development. Characteristic data and  
other specifications are design goals. Texas Instruments reserves  
the right to change or discontinue these products without notice.  
Copyright © 2006–2006, Texas Instruments Incorporated  
 

与TMS320C6454相关器件

型号 品牌 获取价格 描述 数据表
TMS320C6454BCTZ TI

获取价格

Fixed-Point Digital Signal Processor
TMS320C6454BCTZ7 TI

获取价格

Fixed-Point Digital Signal Processor
TMS320C6454BCTZ8 TI

获取价格

C64x+ 定点 DSP - 高达 1GHz、64 位 EMIFA、32/16 位 DDR
TMS320C6454BCTZA TI

获取价格

Fixed-Point Digital Signal Processor 697-FCBGA -40 to 105
TMS320C6454BGTZ TI

获取价格

Fixed-Point Digital Signal Processor
TMS320C6454BGTZA TI

获取价格

Fixed-Point Digital Signal Processor
TMS320C6454BZTZ TI

获取价格

Fixed-Point Digital Signal Processor
TMS320C6454BZTZ7 TI

获取价格

Fixed-Point Digital Signal Processor
TMS320C6454BZTZ8 TI

获取价格

Fixed-Point Digital Signal Processor
TMS320C6454BZTZA TI

获取价格

Fixed-Point Digital Signal Processor