5秒后页面跳转
SY100EL14VZI PDF预览

SY100EL14VZI

更新时间: 2024-11-20 03:02:31
品牌 Logo 应用领域
麦瑞 - MICREL 时钟
页数 文件大小 规格书
5页 61K
描述
5V/3.3V 1:5 CLOCK DISTRIBUTION

SY100EL14VZI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.2
系列:100EL输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:12.83 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:20
实输出次数:5最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240电源:-3.3/-5 V
Prop。Delay @ Nom-Sup:0.88 ns传播延迟(tpd):0.83 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.05 ns
座面最大高度:2.65 mm子类别:Clock Drivers
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.52 mmBase Number Matches:1

SY100EL14VZI 数据手册

 浏览型号SY100EL14VZI的Datasheet PDF文件第2页浏览型号SY100EL14VZI的Datasheet PDF文件第3页浏览型号SY100EL14VZI的Datasheet PDF文件第4页浏览型号SY100EL14VZI的Datasheet PDF文件第5页 
®  
®
5V/3.3V 1:5 CLOCK  
DISTRIBUTION  
Precision Edge  
SY100EL14V  
FEATURES  
3.3V and 5V power supply options  
Typical 30ps output-to-output skew  
Max. 50ps output-to-output skew  
Synchronous enable/disable  
®
Precision Edge  
DESCRIPTION  
Multiplexed clock input  
The SY100EL14V is a low skew 1:5 clock distribution  
chip designed explicitly for low skew clock distribution  
applications. The device can be driven by either a  
differential or single-ended ECL or, if positive power  
supplies are used, PECL input signal. The EL14V is  
suitable for operation in systems operating from 3.3V to  
5.0V supplies. If a single-ended input is to be used the  
VBB output should be connected to the CLK input and  
bypassed to ground via a 0.01µF capacitor. The VBB  
output is designed to act as the switching reference for  
the input of the EL14V under single-ended input  
conditions, as a result this pin can only source/sink up to  
0.5mA of current.  
75Kinternal input pull-down resistors  
Available in 20-pin SOIC package  
The EL14V features a multiplexed clock input to allow  
for the distribution of a lower speed scan or test clock  
along with the high speed system clock. When LOW (or  
left open and pulled LOW by the input pull-down resistor)  
the SEL pin will select the differential clock input.  
The common enable (EN) is synchronous so that the  
outputs will only be enabled/disabled when they are  
already in the LOW state. This avoids any chance of  
generating a runt clock pulse when the device is enabled/  
disabled as can happen with an asynchronous control.  
The internal flip flop is clocked on the falling edge of the  
input clock, therefore all associated specification limits  
are referenced to the negative edge of the clock input.  
When both differential inputs are left open, CLK input  
will pull down to VEE and CLK input will bias around  
VCC/2.  
Precision Edge is a registered trademark of Micrel, Inc.  
Rev.: D  
Amendment:/0  
M9999-031006  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY100EL14VZI相关器件

型号 品牌 获取价格 描述 数据表
SY100EL14VZITR MICREL

获取价格

5V/3.3V 1:5 CLOCK DISTRIBUTION
SY100EL14VZY MICROCHIP

获取价格

100EL SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
SY100EL14VZYTR MICREL

获取价格

暂无描述
SY100EL14VZYTR MICROCHIP

获取价格

100EL SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20, 0.300
SY100EL14VZY-TR MICROCHIP

获取价格

100EL SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
SY100EL15 MICREL

获取价格

1:4 CLOCK DISTRIBUTION
SY100EL15L MICREL

获取价格

3.3V 1:4 CLOCK DISTRIBUTION
SY100EL15L MICROCHIP

获取价格

The SY100EL15L is a low skew 1:4 clock distribution IC designed explicitly for low skew cl
SY100EL15L_06 MICREL

获取价格

3.3V 1:4 CLOCK DISTRIBUTION
SY100EL15LZC MICREL

获取价格

3.3V 1:4 CLOCK DISTRIBUTION