5秒后页面跳转
SY100EL15LZITR PDF预览

SY100EL15LZITR

更新时间: 2024-02-02 04:54:41
品牌 Logo 应用领域
麦瑞 - MICREL 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 60K
描述
3.3V 1:4 CLOCK DISTRIBUTION

SY100EL15LZITR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.150 INCH, SOIC-16
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.2
Is Samacsys:N系列:100EL
输入调节:DIFFERENTIAL MUXJESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:9.93 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:16实输出次数:4
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:-4.2/-5.5 VProp。Delay @ Nom-Sup:0.75 ns
传播延迟(tpd):0.72 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.05 ns座面最大高度:1.73 mm
子类别:Clock Drivers表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.94 mm
Base Number Matches:1

SY100EL15LZITR 数据手册

 浏览型号SY100EL15LZITR的Datasheet PDF文件第2页浏览型号SY100EL15LZITR的Datasheet PDF文件第3页浏览型号SY100EL15LZITR的Datasheet PDF文件第4页浏览型号SY100EL15LZITR的Datasheet PDF文件第5页 
®  
®
3.3V 1:4 CLOCK  
DISTRIBUTION  
Precision Edge  
SY100EL15L  
FEATURES  
3.3V power supply  
®
Precision Edge  
50ps output-to-output skew  
Low power  
DESCRIPTION  
Synchronous enable/disable  
Multiplexed clock input  
The SY100EL15L is a low skew 1:4 clock distribution  
IC designed explicitly for low skew clock distribution  
applications. The device can be driven by either a  
differential or single-ended ECL or, if positive power  
supplies are used, PECL input signal. If a single-ended  
input is to be used the VBB output should be connected  
to the CLK input and bypassed to ground via a 0.01µF  
capacitor. The VBB output is designed to act as the  
switching reference for the input of the EL15 under single-  
ended input conditions. As a result, this pin can only  
source/sink up to 0.5mA of current.  
75Kinternal input pull-down resistors  
Available in 16-pin SOIC package  
The EL15 features a multiplexed clock input to allow  
for the distribution of a lower speed scan or test clock  
along with the high speed system clock. When LOW (or  
left open and pulled LOW by the input pull-down resistor)  
the SEL pin will select the differential clock input.  
The common enable (EN) is synchronous so that the  
outputs will only be enabled/disabled when they are  
already in the LOW state. This avoids any chance of  
generating a runt clock pulse when the device is enabled/  
disabled as can happen with an asynchronous control.  
The internal flip flop is clocked on the falling edge of the  
input clock, therefore all associated specification limits  
are referenced to the negative edge of the clock input.  
When both differential inputs are left open, CLK input  
will pull down to VEE and CLK input will bias around  
VCC/2.  
PIN NAMES  
TRUTH TABLE  
Pin  
CLK  
SCLK  
EN  
Function  
Differential Clock Inputs  
Synchronous Clock Input  
Synchronous Enable  
Clock Select Input  
CLK  
L
SCLK  
SEL  
L
EN  
L
Q
L
X
X
L
H
L
L
H
L
X
H
L
SEL  
VBB  
X
H
X
H
L
H
L*  
Reference Output  
X
X
H
Q0-3  
Differential Clock Outputs  
* On next negative transition of CLK or SCLK  
Precision Edge is a registered trademark of Micrel, Inc.  
Rev.: D  
Amendment:/0  
M9999-031306  
hbwhelp@micrel.com or (408) 955-1690  
1
1
Issue Date: March 2006  

与SY100EL15LZITR相关器件

型号 品牌 获取价格 描述 数据表
SY100EL15ZC MICREL

获取价格

1:4 CLOCK DISTRIBUTION
SY100EL15ZCTR MICREL

获取价格

1:4 CLOCK DISTRIBUTION
SY100EL15ZG MICREL

获取价格

1:4 CLOCK DISTRIBUTION
SY100EL15ZGTR MICREL

获取价格

1:4 CLOCK DISTRIBUTION
SY100EL15ZI MICREL

获取价格

1:4 CLOCK DISTRIBUTION
SY100EL15ZITR MICREL

获取价格

1:4 CLOCK DISTRIBUTION
SY100EL16S MICREL

获取价格

5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER
SY100EL16SKC MICREL

获取价格

5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER
SY100EL16SZC MICREL

获取价格

5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER
SY100EL16V MICREL

获取价格

3.3V/5V 1GHz DIFFERENTIAL PECL/ECL RECEIVER/BUFFER