5秒后页面跳转
SY100EL16VAZC PDF预览

SY100EL16VAZC

更新时间: 2024-02-18 03:06:20
品牌 Logo 应用领域
麦瑞 - MICREL 接口集成电路光电二极管
页数 文件大小 规格书
9页 161K
描述
ENHANCED DIFFERENTIAL RECEIVER

SY100EL16VAZC 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOP, SOP8,.24Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:1.51
差分输出:YES高电平输入电流最大值:0.00015 A
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:GENERAL PURPOSEJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:4.93 mm
湿度敏感等级:1标称负供电电压:-3.3 V
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.24
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
最大接收延迟:0.375 ns接收器位数:1
座面最大高度:1.73 mm最大压摆率:26 mA
最大供电电压:5.5 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:BIPOLAR温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.94 mm
Base Number Matches:1

SY100EL16VAZC 数据手册

 浏览型号SY100EL16VAZC的Datasheet PDF文件第2页浏览型号SY100EL16VAZC的Datasheet PDF文件第3页浏览型号SY100EL16VAZC的Datasheet PDF文件第4页浏览型号SY100EL16VAZC的Datasheet PDF文件第5页浏览型号SY100EL16VAZC的Datasheet PDF文件第6页浏览型号SY100EL16VAZC的Datasheet PDF文件第7页 
ENHANCED  
DIFFERENTIAL  
RECEIVER  
SY10EL16VA-VF  
SY100EL16VA-VF  
FEATURES  
DESCRIPTION  
3.3V and 5V power supply options  
250ps propagation delay  
The SY10/100EL16VA-VF are differential receivers.  
The devices are equivalent to SY10/100EL16 or SY10/  
100EL16V with enhanced capabilities. The QHG, /QHG  
outputs have a DC gain several times larger than the DC  
gain of the Q output.  
The SY10/100EL16VA have an identical pinout to the  
SY10/100EL16 or SY10/100EL16V. It provides a VBB  
output for either single-ended application or as a DC  
bias for AC coupling to the device.  
Very high voltage gain vs. standard EL16 or EL16V  
Ideal for Pulse Amplifier and Limiting Amplifier  
applications  
Data synchronous Enable/Disable (/EN) on QHG and  
/QHG provides for complete glitchless gating of the  
outputs  
The SY10/100EL16VB are very similar to the SY10/  
100EL16VA. The /Q output is provided for feedback  
purposes.  
Ideal for gating timing signals  
Complete solution for high quality, high frequency  
crystal oscillator applications  
The SY10/100EL16VC provides an /EN input which is  
synchronized with the data input (D) signal in a way that  
providesglitchlessgatingoftheQHG and/QHG outputs. When  
the /EN signal is LOW, the input is passed to the outputs and  
the data output equals the data input. When the data input is  
HIGH and the /EN goes HIGH, it will force the QHG LOW and  
the /QHG HIGH on the next negative transition of the data  
input. If the data input is LOW when the /EN goes HIGH, the  
next data transition to a HIGH is ignored and QHG remains  
LOW and /QHG remains HIGH. The next positive transition of  
the data input is not passed on to the data outputs under these  
conditions. The QHG and /QHG outputs remain in their dis-  
abled state as long as the /EN input is held HIGH. The /EN  
input has no influence on the /Q output and the data input is  
passed on (inverted) to this output whether /EN is HIGH or  
LOW. This configuration is ideal for crystal oscillator applica-  
tions, where the oscillator can be free running and gated on  
and off synchronously without adding extra counts to the  
output.  
Internal 75K Ohm input pull-down resistors  
Available in both 8 and 16-pin SOIC package; 8 and  
10-pin (3mm) MSOP and in DIE form  
PIN NAMES  
Pin  
D
Function  
Data Inputs  
Q
Data Outputs  
QHG  
VBB  
/EN  
Data Outputs w/High Gain  
Reference Voltage Output  
Enable Input  
The SY10/100EL16VD provides the flexibility of all the  
combinations in DIE form, in 16-pin 150mil SOIC package or  
in 10-pin MSOP package. The 16-pin SOIC and 10-pin MSOP  
packages are ideal for prototyping DIE applications.  
TheSY10/100EL16VEaresimilar totheSY10/100EL16VB  
where the Q, /Q output is made available differently. In this  
package option, VBB is no longer provided.  
TRUTH TABLE  
/EN  
0
QHG Output  
Data  
TheSY10/100EL16VFaresimilar totheSY10/100EL16VC,  
offering the D, /D inputs rather than the VBB output.  
1
Logic Low  
Rev.: L  
Amendment:/1  
Issue Date: July 2000  
1

与SY100EL16VAZC相关器件

型号 品牌 获取价格 描述 数据表
SY100EL16VAZC TR MICROCHIP

获取价格

IC RCVR DIFF 5V/3.3V 8-SOIC
SY100EL16VAZCTR MICREL

获取价格

ENHANCED DIFFERENTIAL RECEIVER
SY100EL16VAZG MICROCHIP

获取价格

IC RCVR DIFF 3.3/5V 8-SOIC
SY100EL16VAZGTR MICREL

获取价格

暂无描述
SY100EL16VAZG-TR MICROCHIP

获取价格

LINE RECEIVER, PDSO8
SY100EL16VAZI MICREL

获取价格

ENHANCED DIFFERENTIAL RECEIVER
SY100EL16VAZITR MICREL

获取价格

ENHANCED DIFFERENTIAL RECEIVER
SY100EL16VBKCTR MICREL

获取价格

ENHANCED DIFFERENTIAL RECEIVER
SY100EL16VBZC MICREL

获取价格

ENHANCED DIFFERENTIAL RECEIVER
SY100EL16VBZCTR MICREL

获取价格

ENHANCED DIFFERENTIAL RECEIVER