Datasheet > SN74LVC1G126_07

SN74LVC1G126_07

更新时间： 2024-09-14 05:29:35

品牌	Logo	应用领域
德州仪器 - TI		输出元件
页数	文件大小	规格书
18页	471K
描述
SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC1G126_07 数据手册

SN74LVC1G126

SINGLE BUS BUFFER GATE

WITH 3-STATE OUTPUT

www.ti.com

SCES224N–APRIL 1999–REVISED FEBRUARY 2007

FEATURES

•

Available in the Texas Instruments

NanoFree™ Package

•

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

•

Supports 5-V V_CCOperation

ESD Protection Exceeds JESD 22

Inputs Accept Voltages to 5.5 V

Max t_pdof 3.7 ns at 3.3 V

–

2000-V Human-Body Model (A114-A)

200-V Machine Model (A115-A)

Low Power Consumption, 10-µA Max I_CC

±24-mA Output Drive at 3.3 V

1000-V Charged-Device Model (C101)

I_offSupports Partial-Power-Down Mode

Operation

DBV PACKAGE

(TOP VIEW)

DCK PACKAGE

(TOP VIEW)

DRL PACKAGE

(TOP VIEW)

V_CC

GND

YZP PACKAGE

(BOTTOM VIEW)

DRY PACKAGE

(TOP VIEW)

GND

V_CC

GND

NC – No internal connection

See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This single bus buffer gate is designed for 1.65-V to 5.5-V V_CCoperation.

The SN74LVC1G126 is a single line driver with a 3-state output. The output is disabled when the output-enable

(OE) input is low.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the

package.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a

pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

driver.

This device is fully specified for partial-power-down applications using I_off. The I_offcircuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...18

中文翻译

下载PDF

与SN74LVC1G126_07相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC1G126DBV	TI	获取价格	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC1G126DBVR	TI	获取价格	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74LVC1G126DBVR	ROCHESTER	获取价格	LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, GREEN, PLASTIC, SOT-23, 5 PIN
SN74LVC1G126DBVR	UMW	获取价格	逻辑集成电路
SN74LVC1G126DBVT	TI	获取价格	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74LVC1G126DCK	TI	获取价格	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC1G126DCKR	TI	获取价格	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74LVC1G126DCKR	ROCHESTER	获取价格	LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, GREEN, PLASTIC, SC-70, 5 PIN
SN74LVC1G126DCKR	UMW	获取价格	逻辑集成电路
SN74LVC1G126DCKT	ROCHESTER	获取价格	LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, GREEN, PLASTIC, SC-70, 5 PIN

与SN74LVC1G126_07相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

80
AIC1781A 电池充电控制器深度解析
2024-09-03

70
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

100
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

117

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC1G126_07

SN74LVC1G126_07 数据手册

与SN74LVC1G126_07相关器件

与SN74LVC1G126_07相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC1G126_07

SN74LVC1G126_07 数据手册

与SN74LVC1G126_07相关器件

与SN74LVC1G126_07相关文章

您还可以找

您在本页遇到什么问题？