5秒后页面跳转
捷配首页

Datasheet > SN74AUC2G80YEPR
SN74AUC2G80YEPR PDF预览

SN74AUC2G80YEPR

更新时间： 2024-11-16 02:56:51
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
11页 250K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

阅读下载

中文翻译

获取价格

SN74AUC2G80YEPR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：VFBGA, BGA8,2X4,20
针数：8Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：5.65系列：AUC
JESD-30 代码：R-XBGA-B8长度：1.9 mm
负载电容（CL）：15 pF逻辑集成电路类型：D FLIP-FLOP
最大频率@ Nom-Sup：200000000 Hz最大I（ol）：0.005 A
位数：1功能数量：2
端子数量：8最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：INVERTED封装主体材料：UNSPECIFIED
封装代码：VFBGA封装等效代码：BGA8,2X4,20
封装形状：RECTANGULAR封装形式：GRID ARRAY, VERY THIN PROFILE, FINE PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：1.2/2.5 VProp。Delay @ Nom-Sup：3.9 ns
传播延迟（tpd）：3.9 ns认证状态：Not Qualified
座面最大高度：0.5 mm子类别：FF/Latches
最大供电电压 (Vsup)：2.7 V最小供电电压 (Vsup)：0.8 V
标称供电电压 (Vsup)：1.2 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：BALL端子节距：0.5 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：0.9 mm
最小 fmax：275 MHz

SN74AUC2G80YEPR 数据手册

 浏览型号SN74AUC2G80YEPR的Datasheet PDF文件第2页浏览型号SN74AUC2G80YEPR的Datasheet PDF文件第3页浏览型号SN74AUC2G80YEPR的Datasheet PDF文件第4页浏览型号SN74AUC2G80YEPR的Datasheet PDF文件第5页浏览型号SN74AUC2G80YEPR的Datasheet PDF文件第6页浏览型号SN74AUC2G80YEPR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢊ  
ꢋꢅꢄ ꢌ ꢍꢎ ꢀꢏ ꢐ ꢏꢑꢒ ꢓꢒꢋꢈ ꢒꢓꢐ ꢔꢏ ꢈ ꢈꢒ ꢔꢒꢋ ꢋꢓꢐ ꢕꢍ ꢒ ꢖꢌ ꢏꢍ ꢓ ꢖꢌꢎ ꢍ  
SCES540A − JANUARY 2004 − REVISED FEBRUARY 2004  
DCT OR DCU PACKAGE  
(TOP VIEW)  
D
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
Optimized for 1.8-V Operation and Is 3.6-V  
I/O Tolerant to Support Mixed-Mode Signal  
Operation  
1
2
3
4
8
7
6
5
1CLK  
1D  
2Q  
GND  
V
CC  
1Q  
2D  
2CLK  
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
D
D
D
D
D
Sub 1-V Operable  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
Max t of 1.9 ns at 1.8 V  
pd  
Low Power Consumption, 10-µA Max I  
CC  
4 5  
3 6  
2 7  
1 8  
GND  
2Q  
1D  
2CLK  
2D  
1Q  
8-mA Output Drive at 1.8 V  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
1CLK  
V
CC  
D
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
This dual positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V V , but is designed specifically  
CC  
for 1.65-V to 1.95-V V  
operation.  
CC  
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on  
the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly  
to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without  
affecting the levels at the outputs.  
NanoStarand NanoFreepackage technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
T
A
PACKAGE  
‡
NanoStar− WCSP (DSBGA)  
0.23-mm Large Bump − YEP  
Tape and reel  
Tape and reel  
SN74AUC2G80YEPR  
_ _ _UX_  
NanoFree− WCSP (DSBGA)  
0.23-mm Large Bump − YZP (Pb-free)  
SN74AUC2G80YZPR  
−40°C to 85°C  
SSOP − DCT  
Tape and reel  
Tape and reel  
SN74AUC2G80DCTR  
SN74AUC2G80DCUR  
U80_ _ _  
UX_  
VSSOP − DCU  
†
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available  
at www.ti.com/sc/package.  
DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and  
one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition  
(1 = SnPb, • = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢍ
ꢍ
ꢔ
ꢎ
ꢦ
ꢋ
ꢡ
ꢅ
ꢆ
ꢟ
ꢐ
ꢠ
ꢏ
ꢚ
ꢎ
ꢘ
ꢁ
ꢙ
ꢋ
ꢄ
ꢐ
ꢄ
ꢗ
ꢘ
ꢢ
ꢙ
ꢚ
ꢠ
ꢛ
ꢜ
ꢝ
ꢝ
ꢞ
ꢞ
ꢗ
ꢗ
ꢚ
ꢚ
ꢘ
ꢘ
ꢗ
ꢟ
ꢟ
ꢣ
ꢠ
ꢡ
ꢛ
ꢛ
ꢢ
ꢢ
ꢘ
ꢞ
ꢝ
ꢜ
ꢟ
ꢟ
ꢚ
ꢙ
ꢣ
ꢐꢢ  
ꢡ
ꢤ
ꢟ
ꢥ
ꢗ
ꢠ
ꢝ
ꢟ
ꢞ
ꢗ
ꢞ
ꢚ
ꢛ
ꢘ
ꢡ
ꢦ
ꢝ
ꢘ
ꢞ
ꢞ
ꢢ
ꢟ
ꢧ
Copyright 2004, Texas Instruments Incorporated  
ꢛ
ꢚ
ꢠ
ꢞ
ꢚ
ꢛ
ꢜ
ꢞ
ꢚ
ꢟ
ꢣ
ꢗ
ꢙ
ꢗ
ꢠ
ꢢ
ꢛ
ꢞ
ꢨ
ꢞ
ꢢ
ꢛ
ꢚ
ꢙ
ꢩ
ꢝ
ꢏ
ꢘ
ꢜ
ꢢ
ꢟ
ꢞ
ꢝ
ꢘ
ꢦ
ꢝ
ꢛ
ꢦ
ꢪ
ꢝ
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ  
ꢛ
ꢛ
ꢝ
ꢘ
ꢞ
ꢫ
ꢧ
ꢍ
ꢛ
ꢚ
ꢦ
ꢡ
ꢠ
ꢞ
ꢗ
ꢚ
ꢘ
ꢣ
ꢛ
ꢚ
ꢠ
ꢢ
ꢟ
ꢟ
ꢗ
ꢘ
ꢬ
ꢦ
ꢚ
ꢢ
ꢟ
ꢘ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠ
ꢢ
ꢟ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢫ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢦ
ꢢ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

与SN74AUC2G80YEPR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC2G80YZPR TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUC2G86 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86_09 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCTR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCTRE4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCTRG4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCUR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCURE4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCURG4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86YEPR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE

与SN74AUC2G80YEPR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证