5秒后页面跳转
SN74AUC32 PDF预览

SN74AUC32

更新时间: 2024-09-29 05:17:39
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
9页 403K
描述
QUADRUPLE 2-INPUT POSITIVE-OR GATE

SN74AUC32 数据手册

 浏览型号SN74AUC32的Datasheet PDF文件第2页浏览型号SN74AUC32的Datasheet PDF文件第3页浏览型号SN74AUC32的Datasheet PDF文件第4页浏览型号SN74AUC32的Datasheet PDF文件第5页浏览型号SN74AUC32的Datasheet PDF文件第6页浏览型号SN74AUC32的Datasheet PDF文件第7页 
SN74AUC32  
QUADRUPLE 2-INPUT POSITIVE-OR GATE  
www.ti.com  
SCES513ANOVEMBER 2003REVISED MARCH 2005  
FEATURES  
RGY PACKAGE  
(TOP VIEW)  
Optimized for 1.8-V Operation and Is 3.6-V I/O  
Tolerant to Support Mixed-Mode Signal  
Operation  
Ioff Supports Partial-Power-Down Mode  
Operation  
1
14  
1B  
1Y  
2A  
2B  
2Y  
13 4B  
2
3
4
5
6
Sub-1-V Operable  
12  
11  
10  
9
4A  
4Y  
3B  
3A  
Max tpd of 2.2 ns at 1.8 V  
Low Power Consumption, 10-µA Max ICC  
±8-mA Output Drive at 1.8 V  
7
8
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This quadruple 2-input positive-OR gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for  
1.65-V to 1.95-V VCC operation.  
Y + A ) B or Y + A B  
The SN74AUC32 device performs the Boolean function  
in positive logic.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING  
MS32  
–40°C to 85°C  
QFN – RGY  
Tape and reel  
SN74AUC32RGYR  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
FUNCTION TABLE  
(EACH GATE)  
INPUTS  
OUTPUT  
Y
A
H
X
L
B
X
H
L
H
H
L
LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)  
A
Y
B
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN74AUC32相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC32244 TI

获取价格

32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC32244GKER TI

获取价格

32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC32244ZKER TI

获取价格

32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC32245 TI

获取价格

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74AUC32245GKER TI

获取价格

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74AUC32245ZKER TI

获取价格

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74AUC32374 TI

获取价格

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74AUC32374GKER TI

获取价格

AUC SERIES, QUAD 8-BIT DRIVER, TRUE OUTPUT, PBGA96, PLASTIC, LFBGA-96
SN74AUC32374ZKER TI

获取价格

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74AUC32RGYR TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATE