5秒后页面跳转
捷配首页

Datasheet > SN74AUC2G80DCURE4
SN74AUC2G80DCURE4 PDF预览

SN74AUC2G80DCURE4

更新时间： 2024-11-16 15:52:11
品牌 Logo 应用领域
德州仪器 - TI 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
14页 534K
描述
Dual Positive-Edge-Triggered D-Type Flip-Flop 8-US8 -40 to 85

阅读下载

中文翻译

获取价格

SN74AUC2G80DCURE4 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：GREEN, PLASTIC, VSSOP-8针数：8
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.57Is Samacsys：N
系列：AUCJESD-30 代码：R-PDSO-G8
JESD-609代码：e4长度：2.3 mm
负载电容（CL）：15 pF逻辑集成电路类型：D FLIP-FLOP
最大频率@ Nom-Sup：200000000 Hz最大I（ol）：0.005 A
湿度敏感等级：1位数：1
功能数量：2端子数量：8
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：VSSOP
封装等效代码：TSSOP8,.12,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：1.2/2.5 V
Prop。Delay @ Nom-Sup：3.9 ns传播延迟（tpd）：3.9 ns
认证状态：Not Qualified座面最大高度：0.9 mm
子类别：FF/Latches最大供电电压 (Vsup)：2.7 V
最小供电电压 (Vsup)：0.8 V标称供电电压 (Vsup)：1.2 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：2 mm
最小 fmax：275 MHzBase Number Matches：1

SN74AUC2G80DCURE4 数据手册

 浏览型号SN74AUC2G80DCURE4的Datasheet PDF文件第2页浏览型号SN74AUC2G80DCURE4的Datasheet PDF文件第3页浏览型号SN74AUC2G80DCURE4的Datasheet PDF文件第4页浏览型号SN74AUC2G80DCURE4的Datasheet PDF文件第5页浏览型号SN74AUC2G80DCURE4的Datasheet PDF文件第6页浏览型号SN74AUC2G80DCURE4的Datasheet PDF文件第7页 
SN74AUC2G80  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
www.ti.com  
SCES540C–JANUARY 2004–REVISED JANUARY 2007  
FEATURES  
•
Available in the Texas Instruments  
NanoFree™ Package  
•
•
•
Low Power Consumption, 10-µA Max ICC  
±8-mA Output Drive at 1.8 V  
•
Optimized for 1.8-V Operation and Is 3.6-V  
I/O Tolerant to Support Mixed-Mode Signal  
Operation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
•
ESD Protection Exceeds JESD 22  
•
Ioff Supports Partial-Power-Down Mode  
Operation  
–
–
–
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
•
•
Sub-1-V Operable  
1000-V Charged-Device Model (C101)  
Max tpd of 1.9 ns at 1.8 V  
DCT PACKAGE  
(TOP VIEW)  
DCU PACKAGE  
(TOP VIEW)  
YZP PACKAGE  
(BOTTOM VIEW)  
4 5  
3 6  
2CLK  
2D  
GND  
VCC  
1CLK  
1D  
1
2
3
4
8
7
6
5
1
2
8
7
1CLK  
VCC  
1Q  
2Q  
1D  
1Q  
2
7
1Q  
2D  
1D  
2Q  
2Q  
1 8  
VCC  
1CLK  
2CLK  
GND  
3
4
6
5
2D  
GND  
2CLK  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
This dual positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically  
for 1.65-V to 1.95-V VCC operation.  
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the  
positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the  
rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without  
affecting the levels at the outputs.  
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the  
package.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
_ _ _UX_  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
Reel of 3000  
SN74AUC2G80YZPR  
–40°C to 85°C  
SSOP – DCT  
Reel of 3000  
Reel of 3000  
SN74AUC2G80DCTR  
SN74AUC2G80DCUR  
U80_ _ _  
UX_  
VSSOP – DCU  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoFree is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2004–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...14

中文翻译

下载PDF

SN74AUC2G80DCURE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUC2G80DCUR TI

完全替代

 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

与SN74AUC2G80DCURE4相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC2G80YEPR TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUC2G80YZPR TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUC2G86 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86_09 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCTR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCTRE4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCTRG4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCUR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCURE4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE
SN74AUC2G86DCURG4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE-OR GATE

与SN74AUC2G80DCURE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证