ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉ ꢊꢋ
ꢀꢌ ꢁꢉ ꢍ ꢎ ꢏ ꢐꢌꢁ ꢑꢒꢇ ꢑꢓ ꢀꢌ ꢇ ꢌꢔꢎ ꢐꢄ ꢁꢕ ꢉ ꢄꢇꢎ
SCLS315O − MARCH 1996 − REVISED JUNE 2005
D
D
D
D
Operating Range of 4.5 V to 5.5 V
D
D
Inputs Are TTL-Voltage Compatible
Max t of 7.1 ns at 5 V
pd
Low Power Consumption, 10-µA Max I
Latch-Up Performance Exceeds 250 mA Per
JESD 17
CC
8-mA Output Drive at 5 V
DBV PACKAGE
(TOP VIEW)
DCK PACKAGE
(TOP VIEW)
DRL PACKAGE
(TOP VIEW)
1
2
3
5
A
B
V
Y
CC
1
2
3
5
A
B
V
Y
A
B
V
Y
1
2
3
5
CC
CC
4
GND
4
GND
4
GND
See mechanical drawings for dimensions.
description/ordering information
The SN74AHCT1G08 is a single 2-input positive-AND gate. The device performs the Boolean function
Y + A • B or Y + A ) B in positive logic.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
‡
Reel of 3000
Reel of 250
Reel of 3000
Reel of 250
Reel of 4000
SN74AHCT1G08DBVR
SN74AHCT1G08DBVT
SN74AHCT1G08DCKR
SN74AHCT1G08DCKT
SN74AHCT1G08DRLR
SOT (SOT-23) − DBV
B08_
−40°C to 85°C
SOT (SC-70) − DCK
BE_
BE_
SOT (SOT-553) − DRL
†
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
The actual top-side marking has one additional character that designates the assembly/test site.
FUNCTION TABLE
INPUTS
OUTPUT
Y
A
B
H
X
L
H
L
H
L
L
X
logic diagram (positive logic)
1
2
A
B
4
Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢑ
ꢑ
ꢖ
ꢓ
ꢦ
ꢕ
ꢡ
ꢒ
ꢆ
ꢟ
ꢇ
ꢠ
ꢌ
ꢚ
ꢓ
ꢘ
ꢁ
ꢙ
ꢕ
ꢄ
ꢇ
ꢄ
ꢗ
ꢘ
ꢢ
ꢙ
ꢚ
ꢠ
ꢛ
ꢜ
ꢝ
ꢝ
ꢞ
ꢞ
ꢗ
ꢗ
ꢚ
ꢚ
ꢘ
ꢘ
ꢗ
ꢟ
ꢟ
ꢣ
ꢠ
ꢡ
ꢛ
ꢛ
ꢢ
ꢢ
ꢘ
ꢞ
ꢝ
ꢜ
ꢟ
ꢟ
ꢚ
ꢙ
ꢣ
ꢇꢢ
ꢡ
ꢤ
ꢟ
ꢥ
ꢗ
ꢠ
ꢝ
ꢟ
ꢞ
ꢗ
ꢞ
ꢚ
ꢛ
ꢘ
ꢡ
ꢦ
ꢝ
ꢘ
ꢞ
ꢞ
ꢢ
ꢟ
ꢧ
Copyright 2005, Texas Instruments Incorporated
ꢛ
ꢚ
ꢠ
ꢞ
ꢚ
ꢛ
ꢜ
ꢞ
ꢚ
ꢟ
ꢣ
ꢗ
ꢙ
ꢗ
ꢠ
ꢢ
ꢛ
ꢞ
ꢨ
ꢞ
ꢢ
ꢛ
ꢚ
ꢙ
ꢩ
ꢝ
ꢌ
ꢘ
ꢜ
ꢢ
ꢟ
ꢞ
ꢝ
ꢘ
ꢦ
ꢝ
ꢛ
ꢦ
ꢪ
ꢝ
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ
ꢛ
ꢛ
ꢝ
ꢘ
ꢞ
ꢫ
ꢧ
ꢑ
ꢛ
ꢚ
ꢦ
ꢡ
ꢠ
ꢞ
ꢗ
ꢚ
ꢘ
ꢣ
ꢛ
ꢚ
ꢠ
ꢢ
ꢟ
ꢟ
ꢗ
ꢘ
ꢬ
ꢦ
ꢚ
ꢢ
ꢟ
ꢘ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠ
ꢢ
ꢟ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢫ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢦ
ꢢ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265