SN74ACT7803
512 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCAS191C – MARCH 1991 – REVISED APRIL 1998
DL PACKAGE
(TOP VIEW)
Member of the Texas Instruments
Widebus Family
Free-Running Read and Write Clocks Can
Be Asynchronous or Coincident
RESET
D17
D16
D15
D14
D13
D12
D11
OE1
Q17
Q16
Q15
GND
Q14
1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
2
Read and Write Operations Synchronized
to Independent System Clocks
3
4
Input-Ready Flag Synchronized to Write
Clock
5
6
V
7
Output-Ready Flag Synchronized to Read
Clock
CC
Q13
Q12
Q11
Q10
Q9
8
D10
9
512 Words by 18 Bits
V
10
11
12
13
14
CC
Low-Power Advanced CMOS Technology
D9
D8
GND
D7
Half-Full Flag and Programmable
Almost-Full/Almost-Empty Flag
GND
Q8
Bidirectional Configuration and Width
Expansion Without Additional Logic
D6 15
42 Q7
D5
D4
Q6
Q5
V
16
17
41
40
39
Fast Access Times of 12 ns With a 50-pF
Load and All Data Outputs Switching
Simultaneously
D3 18
D2 19
CC
38 Q4
Data Rates up to 67 MHz
37 Q3
D1 20
Pin-to-Pin Compatible With SN74ACT7805
and SN74ACT7813
36 Q2
D0 21
35 GND
34 Q1
HF 22
Packaged in Shrink Small-Outline 300-mil
Package Using 25-mil Center-to-Center
Spacing
PEN 23
AF/AE 24
WRTCLK 25
WRTEN2 26
WRTEN1 27
IR 28
33 Q0
32 RDCLK
31 RDEN
30 OE2
29 OR
description
The SN74ACT7803 is a 512-word × 18-bit FIFO
suited for buffering asynchronous datapaths up to
67-MHz clock rates and 12-ns access times. Two devices can be configured for bidirectional data buffering
without additional logic. Multiple distributed V and GND pins, along with Texas Instruments patented output
CC
edge control (OEC ) circuit, dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident.
Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and input
ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low
and output ready (OR) is high. The first word written to memory is clocked through to the output buffer,
regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output
buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four
WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes
the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be
reset upon power up.
The SN74ACT7803 is characterized for operation from 0°C to 70°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus and OEC are trademarks of Texas Instruments Incorporated.
Copyright 1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265