Datasheet > 存储 > FIFO> SN74ACT7803-15DLR

SN74ACT7803-15DLR

更新时间： 2024-10-01 22:20:23

品牌	Logo	应用领域
德州仪器 - TI		存储
页数	文件大小	规格书
16页	239K
描述
512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN74ACT7803-15DLR 数据手册

浏览型号SN74ACT7803-15DLR的Datasheet PDF文件第2页

浏览型号SN74ACT7803-15DLR的Datasheet PDF文件第3页

浏览型号SN74ACT7803-15DLR的Datasheet PDF文件第4页

浏览型号SN74ACT7803-15DLR的Datasheet PDF文件第5页

浏览型号SN74ACT7803-15DLR的Datasheet PDF文件第6页

SN74ACT7803

512 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191C – MARCH 1991 – REVISED APRIL 1998

DL PACKAGE

(TOP VIEW)

Member of the Texas Instruments

Widebus Family

Free-Running Read and Write Clocks Can

Be Asynchronous or Coincident

RESET

D17

D16

D15

D14

D13

D12

D11

OE1

Q17

Q16

Q15

GND

Q14

Read and Write Operations Synchronized

to Independent System Clocks

Input-Ready Flag Synchronized to Write

Clock

Output-Ready Flag Synchronized to Read

Clock

Q13

Q12

Q11

Q10

D10

512 Words by 18 Bits

Low-Power Advanced CMOS Technology

GND

Half-Full Flag and Programmable

Almost-Full/Almost-Empty Flag

GND

Bidirectional Configuration and Width

Expansion Without Additional Logic

D6 15

42 Q7

Fast Access Times of 12 ns With a 50-pF

Load and All Data Outputs Switching

Simultaneously

D3 18

D2 19

38 Q4

Data Rates up to 67 MHz

37 Q3

D1 20

Pin-to-Pin Compatible With SN74ACT7805

and SN74ACT7813

36 Q2

D0 21

35 GND

34 Q1

HF 22

Packaged in Shrink Small-Outline 300-mil

Package Using 25-mil Center-to-Center

Spacing

PEN 23

AF/AE 24

WRTCLK 25

WRTEN2 26

WRTEN1 27

IR 28

33 Q0

32 RDCLK

31 RDEN

30 OE2

29 OR

description

The SN74ACT7803 is a 512-word × 18-bit FIFO

suited for buffering asynchronous datapaths up to

67-MHz clock rates and 12-ns access times. Two devices can be configured for bidirectional data buffering

without additional logic. Multiple distributed V and GND pins, along with Texas Instruments patented output

edge control (OEC ) circuit, dampen simultaneous switching noise.

The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident.

Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and input

ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low

and output ready (OR) is high. The first word written to memory is clocked through to the output buffer,

regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output

buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four

WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes

the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be

reset upon power up.

The SN74ACT7803 is characterized for operation from 0°C to 70°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and OEC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...16

中文翻译

下载PDF

SN74ACT7803-15DLR 替代型号

型号	品牌	替代类型	描述	数据表
SN74ACT7803-15DL	TI	完全替代	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803-25DL	TI	类似代替	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803-20DL	TI	类似代替	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

与SN74ACT7803-15DLR相关器件

型号	品牌	获取价格	描述	数据表
SN74ACT7803-20DL	TI	获取价格	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803-20DLR	TI	获取价格	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803-25DL	TI	获取价格	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803-25DLR	TI	获取价格	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803-40DL	TI	获取价格	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803-40DLR	TI	获取价格	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803DL	TI	获取价格	512 ?18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7804	TI	获取价格	512 】 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7804_06	TI	获取价格	512 】 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7804-20DL	TI	获取价格	512 】 18 STROBED FIRST-IN, FIRST-OUT MEMORY

与SN74ACT7803-15DLR相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

33
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

29
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

40

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ACT7803-15DLR

SN74ACT7803-15DLR 数据手册

SN74ACT7803-15DLR 替代型号

与SN74ACT7803-15DLR相关器件

与SN74ACT7803-15DLR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ACT7803-15DLR

SN74ACT7803-15DLR 数据手册

SN74ACT7803-15DLR 替代型号

与SN74ACT7803-15DLR相关器件

与SN74ACT7803-15DLR相关文章

您还可以找

您在本页遇到什么问题？