5秒后页面跳转
捷配首页

Datasheet > SN74ABT652DBRG4
SN74ABT652DBRG4 PDF预览

SN74ABT652DBRG4

更新时间： 2024-11-12 15:52:03
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
13页 501K
描述
IC ABT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SSOP-24, Bus Driver/Transceiver

阅读下载

中文翻译

获取价格

SN74ABT652DBRG4 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：SSOP包装说明：SSOP, SSOP24,.3
针数：24Reach Compliance Code：unknown
风险等级：5.49控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：ABT
JESD-30 代码：R-PDSO-G24长度：8.2 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER最大I（ol）：0.064 A
位数：8功能数量：1
端口数量：2端子数量：24
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP24,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
最大电源电流（ICC）：30 mAProp。Delay @ Nom-Sup：8.4 ns
传播延迟（tpd）：8.4 ns认证状态：Not Qualified
座面最大高度：2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A触发器类型：POSITIVE EDGE
宽度：5.3 mmBase Number Matches：1

SN74ABT652DBRG4 数据手册

 浏览型号SN74ABT652DBRG4的Datasheet PDF文件第2页浏览型号SN74ABT652DBRG4的Datasheet PDF文件第3页浏览型号SN74ABT652DBRG4的Datasheet PDF文件第4页浏览型号SN74ABT652DBRG4的Datasheet PDF文件第5页浏览型号SN74ABT652DBRG4的Datasheet PDF文件第6页浏览型号SN74ABT652DBRG4的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢂ
ꢈ
ꢉ
ꢊ
ꢀ
ꢁ
ꢋ
ꢌ ꢍꢆꢄꢎꢊꢅ ꢏꢀꢊ ꢆꢐꢄ ꢁꢀꢍꢑ ꢒꢓꢑ ꢐꢀꢊꢄꢁꢔ ꢊꢐꢑ ꢕ ꢒꢀ ꢆꢑ ꢐ  
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢂ
ꢈ
ꢀ
ꢀ
ꢖ
ꢒ
ꢆ
ꢗ
ꢊ
ꢘ
ꢙ
ꢀ
ꢆ
ꢄ
ꢆ
ꢑ
ꢊ
ꢌ
ꢏ
ꢆ
ꢚ
ꢏ
ꢆ
SCBS070D − JULY 1991 − REVISED JULY 1994  
SN54ABT652 . . . JT PACKAGE  
SN74ABT652 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)  
• State-of-the-Art EPIC-ΙΙBBiCMOS Design  
Significantly Reduces Power Dissipation  
• ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model (C = 200 pF,  
R = 0)  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
CLKAB  
SAB  
OEAB  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
GND  
V
CC  
2
CLKBA  
SBA  
OEBA  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
3
• Latch-Up Performance Exceeds 500 mA  
4
Per JEDEC Standard JESD-17  
5
6
• Typical V  
(Output Ground Bounce)  
OLP  
CC  
7
< 1 V at V  
= 5 V, T = 25°C  
A
8
• High-Drive Outputs (−32-mA I  
,
OH  
9
64-mA I  
)
OL  
10  
11  
12  
• Package Options Include Plastic  
Small-Outline ((DW)) and Shrink  
B8  
Small-Outline (DB) Packages, Ceramic  
Chip Carriers (FK), and Plastic (NT) and  
Ceramic (JT) DIPs  
SN54ABT652 . . . FK PACKAGE  
(TOP VIEW)  
description  
These devices consist of bus transceiver circuits,  
D-type flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the  
data bus or from the internal storage registers.  
4
3
2 1 28 27 26  
5
25  
24  
23  
22  
21  
20  
19  
A1  
A2  
A3  
NC  
A4  
A5  
A6  
OEBA  
B1  
B2  
NC  
B3  
B4  
6
Output-enable (OEAB and OEBA) inputs are  
provided to control the transceiver functions.  
Select-control (SAB and SBA) inputs are provided  
to select whether real-time or stored data is  
transferred. The circuitry used for select control  
eliminates the typical decoding glitch that occurs  
in a multiplexer during the transition between  
stored and real-time data. A low input selects  
real-time data, and a high input selects stored  
data. Figure 1 illustrates the four fundamental  
bus-management functions that can be performed  
with the ′ABT652.  
7
8
9
10  
11  
B5  
12 13 14 15 16 17 18  
NC − No internal connection  
Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at  
the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and  
SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by  
simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other  
data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.  
To ensure the high-impedance state during power up or power down, OEBA should be tied to V  
through a  
CC  
pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver  
(B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is  
determined by the current-sourcing capability of the driver (A to B).  
The SN74ABT652 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1994, Texas Instruments Incorporated  
ꢏ ꢁꢎ ꢑꢀꢀ ꢌ ꢆꢗ ꢑꢐꢖ ꢒꢀ ꢑ ꢁ ꢌꢆꢑ ꢔ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣ ꢤꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢚꢐ ꢌ ꢔ ꢏ ꢍꢆ ꢒꢌ ꢁ  
ꢛ
ꢔ
ꢄ
ꢆ
ꢄ
ꢝ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢬ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨ
ꢣ
ꢞ
ꢠ
ꢧ
ꢆ
ꢤ
ꢭ
ꢦ
ꢞ
ꢒ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢮ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢯ
ꢬ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢬ  
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢨ
ꢝ
ꢫ
ꢯ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢰ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
2−1  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...13

中文翻译

下载PDF

与SN74ABT652DBRG4相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT652DW TI

获取价格

 		OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74ABT652DWG4 TI

获取价格

 		ABT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24
SN74ABT652DWR TI

获取价格

 		ABT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24
SN74ABT652DWRG4 TI

获取价格

 		ABT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24
SN74ABT652NT TI

获取价格

 		OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74ABT657 TI

获取价格

 		OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
SN74ABT657A TI

获取价格

 		OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
SN74ABT657ADBR TI

获取价格

 		具有奇偶校验发生器/校验器和三态输出的八路收发器 | DB | 24 | -40 to 8
SN74ABT657ADW TI

获取价格

 		OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
SN74ABT657ADWR TI

获取价格

 		Octal Transceivers With Parity Generators/Checkers And 3-State Outputs 24-SOIC -40 to 85

与SN74ABT652DBRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证