5秒后页面跳转
捷配首页

Datasheet > SN65LVDT9637ADR
SN65LVDT9637ADR PDF预览

SN65LVDT9637ADR

更新时间： 2024-11-24 19:00:03
品牌 Logo 应用领域
德州仪器 - TI 光电二极管接口集成电路
页数 文件大小 规格书
15页 223K
描述
High-Speed Differential Receivers 8-SOIC -40 to 85

阅读下载

中文翻译

获取价格

SN65LVDT9637ADR 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP8,.25针数：8
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.29
差分输出：YES输入特性：DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型：LINE RECEIVER接口标准：EIA-644; TIA-644
JESD-30 代码：R-PDSO-G8长度：4.9 mm
功能数量：2端子数量：8
最高工作温度：85 °C最低工作温度：-40 °C
最大输出低电流：0.008 A封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP8,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
认证状态：Not Qualified最大接收延迟：6 ns
接收器位数：2座面最大高度：1.75 mm
子类别：Line Driver or Receivers最大压摆率：12 mA
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：3.9 mmBase Number Matches：1

SN65LVDT9637ADR 数据手册

 浏览型号SN65LVDT9637ADR的Datasheet PDF文件第2页浏览型号SN65LVDT9637ADR的Datasheet PDF文件第3页浏览型号SN65LVDT9637ADR的Datasheet PDF文件第4页浏览型号SN65LVDT9637ADR的Datasheet PDF文件第5页浏览型号SN65LVDT9637ADR的Datasheet PDF文件第6页浏览型号SN65LVDT9637ADR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢀꢇ ꢈ ꢉꢊ ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢋꢇ ꢈ ꢉꢊ ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢀ ꢇꢌ ꢍꢂ ꢉ  
ꢀꢁꢂ ꢃ ꢄꢅꢆꢋ ꢇ ꢌ ꢍ ꢂ ꢉꢊ ꢀꢁꢂ ꢃ ꢄꢅꢆꢀ ꢎ ꢂ ꢇ ꢏ ꢉꢊ ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢋ ꢎꢂ ꢇꢏ ꢉ  
ꢐꢑ ꢒꢐ ꢓꢀꢔꢕ ꢕꢆ ꢆꢑ ꢖꢖ ꢕꢗ ꢕꢁꢋ ꢑꢉ ꢄ ꢗꢕ ꢘꢕ ꢑ ꢅꢕ ꢗ ꢀ  
SLLS368E − JULY 1999 − REVISED JUNE 2001  
D
Meets or Exceeds the Requirements of  
NOT RECOMMENDED FOR NEW DESIGNS  
ANSI EIA/TIA-644 Standard for Signaling  
For Replacement Use SN65LVDS32B or SN65LVDT32B  
†
Rates up to 400 Mbps  
SN65LVDS32A, SN65LVDT32A  
Logic Diagram  
D
D
Operates With a Single 3.3-V Supply  
−2-V to 4.4-V Common-Mode Input Voltage  
Range  
(positive logic)  
G
D
Differential Input Thresholds <50 mV With  
50 mV of Hysteresis Over Entire  
Common-Mode Input Voltage Range  
G
D PACKAGE  
SN65LVDT32A  
(TOP VIEW)  
ONLY (4 Places)  
1A  
1Y  
D
D
D
Integrated 110-Ω Line Termination  
1B  
1A  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
1B  
Resistors Offered With the LVDT Series  
4B  
4A  
4Y  
G
Propagation Delay Times 4 ns (typ)  
1Y  
2A  
2B  
2Y  
3Y  
4Y  
G
Active Fail Safe Assures a High-Level  
Output With No Input  
2Y  
3A  
3B  
4A  
4B  
2A  
11 3Y  
10 3A  
D
Recommended Maximum Parallel Rate of  
100 M-Transfers/s  
2B  
GND  
9
3B  
D
Outputs High-Impedance With V  
<1.5 V  
CC  
D
Available in Small-Outline Package With  
1,27 mm Terminal Pitch  
For Replacement Use SN65LVDS3486B or SN65LVDT3486B  
SN65LVDS3486A, SN65LVDT3486A  
D
Pin-Compatible With the AM26LS32,  
MC3486, or µA9637  
D PACKAGE  
(TOP VIEW)  
Logic Diagram  
(positive logic)  
description  
SN65LVDT3486A  
1B  
1A  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
ONLY (4 Places)  
This family of differential line receivers offers  
improved performance and features that imple-  
ment the electrical characteristics of low-voltage  
differential signaling (LVDS). LVDS is defined in  
the TIA/EIA-644 standard. This improved perfor-  
mance represents the second generation of  
receiver products for this standard, providing a  
better overall solution for the cabled environment.  
The next generation family of products is an  
extension to TI’s overall product portfolio and is  
not necessarily a replacement for older LVDS  
receivers.  
1A  
4B  
4A  
4Y  
1Y  
1Y  
1B  
1,2EN  
1,2EN  
2Y  
2A  
2B  
12 3,4EN  
11 3Y  
2Y  
3Y  
4Y  
2A  
2B  
10 3A  
3A  
3B  
9
GND  
3B  
3,4EN  
4A  
4B  
For Replacement Use SN65LVDS9637B or SN65LVDT9637B  
SN65LVDS9637A, SN65LVDT9637A  
Improved features include an input common-  
mode voltage range 2 V wider than the minimum  
required by the standard. This will allow longer  
cable lengths by tripling the allowable ground  
noise tolerance to 3 V between a driver and  
receiver.  
D PACKAGE  
(TOP VIEW)  
Logic Diagram  
(positive logic)  
V
1A  
1B  
2A  
2B  
1
2
3
4
8
7
6
5
CC  
1Y  
1A  
1B  
1Y  
2Y  
2Y  
SN65LVDT9637A  
GND  
ONLY  
2A  
2B  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
†
Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)  
ꢔ
ꢔ
ꢗ
ꢙ
ꢪ
ꢆ
ꢥ
ꢚ
ꢘ
ꢣ
ꢋ
ꢤ
ꢑ
ꢞ
ꢙ
ꢜ
ꢁ
ꢝ
ꢆ
ꢉ
ꢋ
ꢉ
ꢛ
ꢜ
ꢦ
ꢝ
ꢞ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢢ
ꢢ
ꢛ
ꢛ
ꢞ
ꢞ
ꢜ
ꢜ
ꢛ
ꢣ
ꢣ
ꢧ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢞ
ꢝ
ꢧ
ꢋꢦ  
ꢥ
ꢨ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢢ
ꢢ
ꢦ
ꢣ
ꢫ
Copyright 2001, Texas Instruments Incorporated  
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢬ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢭ
ꢡ
ꢑ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢡ
ꢟ
ꢪ
ꢮ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
ꢟ
ꢟ
ꢡ
ꢜ
ꢢ
ꢯ
ꢫ
ꢔ
ꢟ
ꢞ
ꢪ
ꢥ
ꢤ
ꢢ
ꢛ
ꢞ
ꢜ
ꢧ
ꢟ
ꢞ
ꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡꢟ  
ꢛ
ꢩ
ꢯ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN65LVDT9637ADR相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDT9637B TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BD TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BDG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BDR TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BDRG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDTS33D TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVEL11 TI

获取价格

 		3.3 V ECL 1:2 Fanout Buffer
SN65LVEL11_09 TI

获取价格

 		3.3 V ECL 1:2 Fanout Buffer
SN65LVEL11_10 TI

获取价格

 		3.3 V ECL 1:2 Fanout Buffer
SN65LVEL11_101 TI

获取价格

 		3.3 V ECL 1:2 Fanout Buffer

与SN65LVDT9637ADR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证