5秒后页面跳转
SN65LVELT23D PDF预览

SN65LVELT23D

更新时间: 2024-11-24 06:12:51
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路光电二极管PC
页数 文件大小 规格书
10页 263K
描述
3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator

SN65LVELT23D 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:GREEN, PLASTIC, MS-012AA, SOIC-8针数:8
Reach Compliance Code:compliantECCN代码:5A991.B.1
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.21Samacsys Confidence:
Samacsys Status:ReleasedSamacsys PartID:606786
Samacsys Pin Count:8Samacsys Part Category:Integrated Circuit
Samacsys Package Category:OtherSamacsys Footprint Name:SOIC127P600X175-8N
Samacsys Released Date:2017-01-12 12:59:53Is Samacsys:N
系列:65LVEL输入调节:STANDARD
JESD-30 代码:R-PDSO-G8JESD-609代码:e4
长度:4.9 mm负载电容(CL):20 pF
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.024 A
湿度敏感等级:1功能数量:2
反相输出次数:端子数量:8
实输出次数:2最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TUBE
峰值回流温度(摄氏度):260Prop。Delay @ Nom-Sup:2.2 ns
传播延迟(tpd):2.5 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.18 ns座面最大高度:1.75 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mm最小 fmax:180 MHz
Base Number Matches:1

SN65LVELT23D 数据手册

 浏览型号SN65LVELT23D的Datasheet PDF文件第2页浏览型号SN65LVELT23D的Datasheet PDF文件第3页浏览型号SN65LVELT23D的Datasheet PDF文件第4页浏览型号SN65LVELT23D的Datasheet PDF文件第5页浏览型号SN65LVELT23D的Datasheet PDF文件第6页浏览型号SN65LVELT23D的Datasheet PDF文件第7页 
SN65LVELT23  
www.ti.com......................................................................................................................................................... SLLS929AJUNE 2009REVISED AUGUST 2009  
3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator  
1
FEATURES  
PINOUT ASSIGNMENT  
Dual 3.3-V Differential LVPECL/LVDS to LVTTL  
Buffer Translator  
24-mA LVTTL Ouputs  
Operating Range  
V
D0  
1
8
7
CC  
PECL VCC = 3 V to 3.6 V With  
GND = 0 V  
Q0  
2
D0  
LVPECL  
LVTTL  
Support for Clock Frequencies to >180 MHz  
2-ns Typical Propagation Delay  
Q1  
3
6
D1  
Internal Input Pullup and Pulldown Resistors  
Built-in Temperature Compensation  
Drop-In Compatible to MC100LVELT23  
GND  
4
5
D1  
APPLICATIONS  
Table 1. PIN DESCRIPTION  
Data and Clock Transmission Over Backplane  
Signaling Level Conversion for Clock or Data  
PIN  
FUNCTION  
PECL inputs  
D0, D0, D1, D1  
Q0, Q1  
TTL outputs  
DESCRIPTION  
VCC  
Positive supply  
Ground  
The  
SN65LVELT23  
is  
a
low-power  
dual  
GND  
LVPECL/LVDS to LVTTL translator device. The  
device includes circuitry to maintain inputs at VCC/2  
when left open. The SN65LVELT23 is housed in an  
industry-standard SOIC-8 package and is also  
available in a TSSOP-8 option.  
ORDERING INFORMATION(1)  
PART NUMBER  
SN65LVELT23D  
SN65LVELT23DGK  
PART MARKING  
PACKAGE  
LEAD FINISH  
NiPdAu  
LVEL23  
SIMI  
SOIC  
MSOP  
NiPdAu  
(1) Devices with lead (Pb)-bearing terminals not initially available; contact TI sales representative for further information.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2009, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN65LVELT23D 替代型号

型号 品牌 替代类型 描述 数据表
SN65LVELT23DR TI

完全替代

3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator
SN65LVELT23DGKR TI

完全替代

3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator
SN65LVELT23DGK TI

完全替代

3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator

与SN65LVELT23D相关器件

型号 品牌 获取价格 描述 数据表
SN65LVELT23DGK TI

获取价格

3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator
SN65LVELT23DGKR TI

获取价格

3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator
SN65LVELT23DR TI

获取价格

3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator
SN65LVEP11 TI

获取价格

2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer
SN65LVEP11_10 TI

获取价格

2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer
SN65LVEP11_101 TI

获取价格

2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer
SN65LVEP11D TI

获取价格

2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer
SN65LVEP11DGK TI

获取价格

2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer
SN65LVEP11DGKR TI

获取价格

2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer
SN65LVEP11DR TI

获取价格

2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer