5秒后页面跳转
SN65C3243PWRG4 PDF预览

SN65C3243PWRG4

更新时间: 2024-11-05 15:51:59
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管接口集成电路驱动器
页数 文件大小 规格书
23页 938K
描述
TRIPLE LINE TRANSCEIVER, PDSO28, GREEN, PLASTIC, TSSOP-28

SN65C3243PWRG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SSOP
包装说明:TSSOP, TSSOP28,.25针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.08
其他特性:ALSO OPERATES AT 5V SUPPLY差分输出:NO
驱动器位数:3高电平输入电流最大值:0.000001 A
输入特性:SCHMITT TRIGGER接口集成电路类型:LINE TRANSCEIVER
接口标准:EIA-232JESD-30 代码:R-PDSO-G28
JESD-609代码:e4长度:9.7 mm
湿度敏感等级:1功能数量:3
端子数量:28最高工作温度:85 °C
最低工作温度:-40 °C最小输出摆幅:10 V
最大输出低电流:0.0016 A封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP28,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3/5 V
认证状态:Not Qualified最大接收延迟:
接收器位数:5座面最大高度:1.2 mm
子类别:Line Driver or Receivers最大压摆率:1 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN65C3243PWRG4 数据手册

 浏览型号SN65C3243PWRG4的Datasheet PDF文件第2页浏览型号SN65C3243PWRG4的Datasheet PDF文件第3页浏览型号SN65C3243PWRG4的Datasheet PDF文件第4页浏览型号SN65C3243PWRG4的Datasheet PDF文件第5页浏览型号SN65C3243PWRG4的Datasheet PDF文件第6页浏览型号SN65C3243PWRG4的Datasheet PDF文件第7页 
SN65C3243, SN75C3243  
www.ti.com ................................................................................................................................................. SLLS353HJUNE 1999REVISED SEPTEMBER 2008  
3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER  
1
FEATURES  
DB, DW, OR PW PACKAGE  
Operates With 3-V to 5.5-V VCC Supply  
(TOP VIEW)  
Always-Active Noninverting Receiver Output  
(ROUT2B)  
C2+  
C2−  
V−  
C1+  
1
28  
2
27 V+  
Low Standby Current . . . 1 µA Typ  
3
26 VCC  
25 GND  
24 C1−  
External Capacitors . . . 4 × 0.1 µF  
RIN1  
RIN2  
RIN3  
RIN4  
RIN5  
DOUT1  
DOUT2  
DOUT3  
DIN3  
DIN2  
DIN1  
4
Accepts 5-V Logic Input With 3.3-V Supply  
Inter-Operable With SN65C3238, SN75C3238  
5
6
23  
22  
21  
20  
19  
18  
17  
16  
15  
FORCEON  
FORCEOFF  
INVALID  
ROUT2B  
ROUT1  
Supports Operation From 250 kbit/s to  
1 Mbit/s  
7
8
9
RS-232 Bus-Pin ESD Protection Exceeds  
±15 kV Using Human-Body Model (HBM)  
10  
11  
12  
13  
14  
ROUT2  
ROUT3  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ROUT4  
ROUT5  
APPLICATIONS  
Battery-Powered Systems  
PDAs  
Notebooks  
Laptops  
Palmtop PCs  
Hand-Held Equipment  
DESCRIPTION/ORDERING INFORMATION  
The SN65C3243 and SN75C3243 consist of three line drivers, five line receivers, and a dual charge-pump circuit  
with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). This device provides the  
electrical interface between an asynchronous communication controller and the serial-port connector. The charge  
pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, this device  
includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to  
transmit data while the device is powered down. The device operates at data signaling rates up to 1 Mbit/s and  
an increased slew-rate range of 24 V/µs to 150 V/µs.  
Flexible control options for power management are available when the serial port is inactive. The  
auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of  
operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is  
set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1 µA.  
Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.  
Auto-powerdown can be disabled when FORCEON and FORCEOFF are high and should be done when driving  
a serial mouse. With auto-powerdown enabled, the device is activated automatically when a valid signal is  
applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any  
receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than –2.7 V  
or has been between –0.3 V and 0.3 V for less than 30 µs. INVALID is low (invalid data) if all receiver input  
voltages are between –0.3 V and 0.3 V for more than 30 µs. Refer to Figure 5 for receiver input levels.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1999–2008, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN65C3243PWRG4相关器件

型号 品牌 获取价格 描述 数据表
SN65CML100 TI

获取价格

1.5-Gbps LVDS/LVPECL/CML-TO-CML TRANSLATOR/REPEATER
SN65CML100D TI

获取价格

1.5-Gbps LVDS/LVPECL/CML-TO-CML TRANSLATOR/REPEATER
SN65CML100DG4 TI

获取价格

1.5-Gbps LVDS/LVPECL/CML-to-CML Translator/Repeater 8-SOIC -40 to 85
SN65CML100DGK TI

获取价格

1.5-Gbps LVDS/LVPECL/CML-TO-CML TRANSLATOR/REPEATER
SN65CML100DGKG4 TI

获取价格

1.5Gbps LVDS/LVPECL/CML 至 CML 转换器/中继器 | DGK |
SN65CML100DGKR TI

获取价格

1.5Gbps LVDS/LVPECL/CML 至 CML 转换器/中继器 | DGK |
SN65CML100DR TI

获取价格

1.5Gbps LVDS/LVPECL/CML 至 CML 转换器/中继器 | D | 8
SN65CML100DRG4 TI

获取价格

1.5-Gbps LVDS/LVPECL/CML-to-CML Translator/Repeater 8-SOIC -40 to 85
SN65DP141 TI

获取价格

12Gbps DP 1.4/eDP1.4 线性转接驱动器
SN65DP141RLJR TI

获取价格

12Gbps DP 1.4/eDP1.4 线性转接驱动器 | RLJ | 38 | -40