ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢂ
ꢊ
ꢋ
ꢌ
ꢍ
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢋ
ꢂ
ꢊ
ꢋ
ꢌ
ꢍ
ꢀ
ꢁ
ꢎ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢂ
ꢏ ꢐꢏ ꢑꢅ ꢌꢒꢆ ꢀꢓ ꢌꢁ ꢆ ꢔꢀꢆ ꢕ ꢔꢅ ꢖ ꢓꢔ ꢀ
ꢊ
ꢋ
ꢌ
ꢍ
ꢀ
ꢁ
ꢎ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢋ
ꢂ
ꢊ
ꢋ
ꢌ
ꢗ
ꢖ
ꢆ
ꢇ
ꢈ
ꢉ
ꢑ
ꢒ
ꢖ
ꢆ
ꢘ
ꢁ
ꢖ
ꢅ
ꢔ
ꢙ
ꢀ
ꢌ
ꢄ
ꢒ
ꢘ
ꢀ
ꢆ
ꢙ
ꢌ
ꢁ
ꢀ
ꢓ
ꢔ
ꢖ
ꢅ
ꢔ
ꢙ
ꢀ
SCBS668C − JULY 1996 − REVISED JUNE 2004
D
D
D
Members of the Texas Instruments
SCOPE Family of Testability Products
Members of the Texas Instruments
Widebus Family
State-of-the-Art 3.3-V ABT Design Supports
Mixed-Mode Signal Operation (5-V Input
D
Compatible With the IEEE Standard
1149.1-1990 (JTAG) Test Access Port and
Boundary-Scan Architecture
D
SCOPE Instruction Set
− IEEE Standard 1149.1-1990 Required
Instructions and Optional CLAMP and
HIGHZ
and Output Voltages With 3.3-V V
)
CC
− Parallel-Signature Analysis at Inputs
− Pseudorandom Pattern Generation From
Outputs
− Sample Inputs/Toggle Outputs
− Binary Count From Outputs
− Device Identification
D
D
Support Unregulated Battery Operation
Down to 2.7 V
UBT (Universal Bus Transceiver)
Combines D-Type Latches and D-Type
Flip-Flops for Operation in Transparent,
Latched, or Clocked Mode
− Even-Parity Opcodes
D
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup Resistors
D
Packaged in 64-Pin Plastic Thin Quad Flat
(PM) Packages Using 0.5-mm
Center-to-Center Spacings and 68-Pin
Ceramic Quad Flat (HV) Packages Using
25-mil Center-to-Center Spacings
B-Port Outputs of ’LVTH182502A Devices
Have Equivalent 25-Ω Series Resistors, So
No External Resistors Are Required
description
The ’LVTH18502A and ’LVTH182502A scan test devices with 18-bit universal bus transceivers are members
of the Texas Instruments SCOPE testability integrated-circuit family. This family of devices supports IEEE
Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to
the test circuitry is accomplished via the 4-wire test access port (TAP) interface.
Additionally, these devices are designed specifically for low-voltage (3.3-V) V
capability to provide a TTL interface to a 5-V system environment.
operation, but with the
CC
In the normal mode, these devices are 18-bit universal bus transceivers, that combine with D-type latches and
D-type flip-flops, they allow data to flow in the transparent, latched, or clocked modes. Another use is as two
9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot
samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating
the TAP in the normal mode does not affect the functional operation of the SCOPE universal bus transceivers.
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),
and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when
LEAB is high. When LEAB is low, the A-bus data is latched while CLKAB is held at a static low or high logic level.
Otherwise, if LEAB is low, A-bus data is stored on a low-to-high transition of CLKAB. When OEAB is low, the
B outputs are active. When OEAB is high, the B outputs are in the high-impedance state. B-to-A data flow is
similar to A-to-B data flow, but uses the OEBA, LEBA, and CLKBA inputs.
In the test mode, the normal operation of the SCOPE universal bus transceivers is inhibited, and the test circuitry
is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs
boundary-scan test operations according to the protocol described in IEEE Standard 1149.1-1990.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SCOPE, Widebus, and UBT are trademarks of Texas Instruments.
Copyright 2004, Texas Instruments Incorporated
ꢘ ꢁ ꢄꢔꢀꢀ ꢚ ꢆꢇ ꢔꢙꢗ ꢖꢀ ꢔ ꢁ ꢚꢆꢔꢕ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢧꢙ ꢚ ꢕ ꢘ ꢓꢆ ꢖꢚ ꢁ
ꢛ
ꢕ
ꢌ
ꢆ
ꢌ
ꢝ
ꢥ
ꢨ
ꢠ
ꢩ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢩ
ꢩ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢨ
ꢪ
ꢢ
ꢫ
ꢬ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢐ
ꢧ
ꢩ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢨ
ꢠ
ꢩ
ꢣ
ꢛ
ꢠ
ꢞ
ꢪ
ꢤ
ꢡ
ꢝ
ꢨ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢪ
ꢤ
ꢩ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢩ
ꢣ
ꢞ
ꢠ
ꢨ
ꢆ
ꢤ
ꢭ
ꢦ
ꢞ
ꢖ
ꢥ
ꢞ
ꢛ
ꢩ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢩ
ꢟ
ꢮ
ꢦ
ꢩ
ꢩ
ꢦ
ꢥ
ꢛ
ꢯ
ꢐ
ꢧ
ꢩ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢪꢦ ꢩ ꢦ ꢣ ꢤ ꢛ ꢤ ꢩ ꢞ ꢐ
ꢪ
ꢩ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢩ
ꢝ
ꢬ
ꢯ
ꢝ
ꢥ
ꢡ
ꢬ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢰ
ꢠ
ꢨ
ꢦ
ꢬ
ꢬ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
