ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢂ
ꢇ
ꢈ
ꢀ
ꢁ
ꢉ
ꢊꢋꢌ ꢍꢁ ꢅꢋ ꢎ ꢏꢋ ꢎꢀ
ꢃ
ꢄ
ꢅ
ꢆ
ꢂ
ꢇ
ꢐ
ꢍ
ꢏ
ꢊ
ꢑ
ꢒ
ꢋ
ꢁ
ꢓ
ꢔ
ꢎ
ꢇ
ꢍ
ꢁ
ꢑ
ꢕ
ꢏ
ꢒ
ꢕ
ꢏ
ꢀ
SCLS391I − APRIL 1998 − REVISED APRIL 2005
SN54LV05A . . . J OR W PACKAGE
SN74LV05A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
D
D
2-V to 5.5-V V
Operation
CC
Typical V
OLP
(Output Ground Bounce)
= 3.3 V, T = 25°C
<0.8 V at V
CC
A
1A
1Y
V
CC
D
D
D
D
D
Typical V
>2.3 V at V
(Output V
Undershoot)
1
2
3
4
5
6
7
14
13
12
11
OHV
CC
OH
= 3.3 V, T = 25°C
6A
6Y
5A
A
2A
Support Mixed-Mode Voltage Operation on
All Ports
2Y
3A
10 5Y
I
Supports Partial-Power-Down Mode
off
9
8
3Y
4A
4Y
Operation
GND
Latch-Up Performance Exceeds 250 mA Per
JESD 17
SN54LV05A . . . FK PACKAGE
(TOP VIEW)
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
3
2
1 20 19
18
6Y
NC
5A
2A
NC
2Y
4
5
6
7
8
description/ordering information
17
16
The ’LV05A devices contain six independent
inverters designed for 2-V to 5.5-V V
operation.
CC
15 NC
14
9 10 11 12 13
NC
3A
5Y
These devices perform the Boolean function
Y = A.
The open-drain outputs require pullup resistors to
perform correctly and can be connected to other
open-drain outputs to implement active-low
wired-OR or active-high wired-AND functions.
NC − No internal connection
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,
off
off
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube of 50
SN74LV05AD
SOIC − D
LV05A
Reel of 2500
Reel of 2000
Reel of 2000
Tube of 90
SN74LV05ADR
SN74LV05ANSR
SN74LV05ADBR
SN74LV05APW
SN74LV05APWR
SN74LV05APWT
SN74LV05ADGVR
SNJ54LV05AJ
SOP − NS
74LV05A
LV05A
SSOP − DB
−40°C to 85°C
Reel of 2000
Reel of 250
Reel of 2000
Tube of 25
TSSOP − PW
LV05A
TVSOP − DGV
CDIP − J
LV05A
SNJ54LV05AJ
SNJ54LV05AW
SNJ54LV05AFK
−55°C to 125°C
CFP − W
Tube of 150
Tube of 55
SNJ54LV05AW
SNJ54LV05AFK
LCCC − FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2005, Texas Instruments Incorporated
ꢕ ꢁ ꢄꢋꢀꢀ ꢑ ꢏꢊ ꢋꢎꢐ ꢍꢀ ꢋ ꢁ ꢑꢏꢋꢔ ꢖꢗ ꢘꢙ ꢚꢛꢜ ꢝꢞꢟ ꢠꢖ ꢜꢛ ꢠꢖꢡ ꢘꢠꢙ ꢒꢎ ꢑ ꢔ ꢕ ꢢꢏ ꢍꢑ ꢁ
ꢖ
ꢔ
ꢇ
ꢏ
ꢇ
ꢘ
ꢠ
ꢣ
ꢛ
ꢤ
ꢞ
ꢡ
ꢖ
ꢘ
ꢛ
ꢠ
ꢜ
ꢝ
ꢤ
ꢤ
ꢟ
ꢠ
ꢖ
ꢡ
ꢙ
ꢛ
ꢣ
ꢥ
ꢝ
ꢦ
ꢧ
ꢘ
ꢜ
ꢡ
ꢖ
ꢘ
ꢛ
ꢠ
ꢚ
ꢡ
ꢟ
ꢨ
ꢒ
ꢤ
ꢛ
ꢚ
ꢝ
ꢜ
ꢖ
ꢙ
ꢜ
ꢛ
ꢠ
ꢣ
ꢛ
ꢤ
ꢞ
ꢖ
ꢛ
ꢙ
ꢥ
ꢟ
ꢜ
ꢘ
ꢣ
ꢘ
ꢜ
ꢡ
ꢖ
ꢘ
ꢛ
ꢠ
ꢙ
ꢥ
ꢟ
ꢤ
ꢖ
ꢗ
ꢟ
ꢖ
ꢟ
ꢤ
ꢞ
ꢙ
ꢛ
ꢣ
ꢏꢟꢩ
ꢡ
ꢙ
ꢍ
ꢠ
ꢙ
ꢖ
ꢤ
ꢝ
ꢞ
ꢟꢠ
ꢖ
ꢙ
ꢙ
ꢖ
ꢡ
ꢠ
ꢚ
ꢡ
ꢤ
ꢚ
ꢪ
ꢡ
ꢤ
ꢤ
ꢡ
ꢠ
ꢖ
ꢫ
ꢨ
ꢒ
ꢤ
ꢛ
ꢚ
ꢝ
ꢜ
ꢖ
ꢘ
ꢛ
ꢠ
ꢥꢡ ꢤ ꢡ ꢞ ꢟ ꢖ ꢟ ꢤ ꢙ ꢨ
ꢥ
ꢤ
ꢛ
ꢜ
ꢟ
ꢙ
ꢙ
ꢘ
ꢠ
ꢬ
ꢚ
ꢛ
ꢟ
ꢙ
ꢠ
ꢛ
ꢖ
ꢠ
ꢟ
ꢜꢟ
ꢙ
ꢙ
ꢡ
ꢤ
ꢘ
ꢧ
ꢫ
ꢘ
ꢠ
ꢜ
ꢧ
ꢝ
ꢚ
ꢟ
ꢖ
ꢟ
ꢙꢖ
ꢘ
ꢠ
ꢬ
ꢛ
ꢣ
ꢡ
ꢧ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265