5秒后页面跳转
SN54HCT273WR PDF预览

SN54HCT273WR

更新时间: 2024-11-05 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
6页 116K
描述
HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20

SN54HCT273WR 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:CERAMIC, DFP-20针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.73Is Samacsys:N
系列:HCTJESD-30 代码:R-GDFP-F20
长度:13.09 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP位数:8
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK传播延迟(tpd):50 ns
认证状态:Not Qualified座面最大高度:2.54 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:6.92 mm最小 fmax:19 MHz
Base Number Matches:1

SN54HCT273WR 数据手册

 浏览型号SN54HCT273WR的Datasheet PDF文件第2页浏览型号SN54HCT273WR的Datasheet PDF文件第3页浏览型号SN54HCT273WR的Datasheet PDF文件第4页浏览型号SN54HCT273WR的Datasheet PDF文件第5页浏览型号SN54HCT273WR的Datasheet PDF文件第6页 
SN54HCT273, SN74HCT273  
OCTAL D-TYPE FLIP-FLOPS  
WITH CLEAR  
SCLS068C – NOVEMBER 1988 – REVISED MAY 1997  
SN54HCT273 . . . J OR W PACKAGE  
SN74HCT273 . . . DW, N, OR PW PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Contain Eight D-Type Flip-Flops  
Direct Clear Input  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
CLR  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
Applications Include:  
– Buffer/Storage Registers  
– Shift Registers  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
CLK  
– Pattern Generators  
Package Options Include Plastic  
Small-Outline (DW) and Ceramic Flat (W)  
Packages, Ceramic Chip Carriers (FK), and  
Standard Plastic (N) and Ceramic (J)  
300-mil DIPs  
GND  
description  
SN54HCT273 . . . FK PACKAGE  
(TOP VIEW)  
Thesedevicesarepositive-edge-triggeredD-type  
flip-flops with a common enable input. The  
’HCT273 are similar to the ’HCT377, but feature  
a common clear enable (CLR) input instead of a  
latched clock.  
3
2
1
20 19  
18  
4
5
6
7
8
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
6D  
Information at the data (D) inputs meeting the  
setup time requirements is transferred to the  
Q outputs on the positive-going edge of the clock  
(CLK) pulse. Clock triggering occurs at a  
particular voltage level and is not directly related  
to the positive-going pulse. When CLK is at either  
the high or low level, the D input has no effect at  
the output. The circuits are designed to prevent  
false clocking by transitions at CLR.  
17  
16  
15  
14  
9 10 11 12 13  
The SN54HCT273 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74HCT273 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
CLR  
L
CLK  
D
X
H
L
X
L
H
L
H
H
H
L
X
Q
0
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1997, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54HCT273WR相关器件

型号 品牌 获取价格 描述 数据表
SN54HCT32 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN54HCT32_10 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN54HCT32_101 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN54HCT32FK TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN54HCT32FK-00 TI

获取价格

HCT SERIES, QUAD 2-INPUT OR GATE, CQCC20
SN54HCT32J TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN54HCT32J-00 TI

获取价格

HCT SERIES, QUAD 2-INPUT OR GATE, CDIP14
SN54HCT32W TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN54HCT373 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54HCT373FH TI

获取价格

D Flip-Flop