SN54HCT377

更新时间： 2024-11-19 23:03:03

品牌	Logo	应用领域
德州仪器 - TI		触发器时钟
页数	文件大小	规格书
9页	273K
描述
OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN54HCT377 数据手册

SN54HCT377, SN74HCT377

OCTAL D-TYPE FLIP-FLOPS

WITH CLOCK ENABLE

SCLS067D – NOVEMBER 1988 – REVISED MARCH 2003

Operating Voltage Range of 4.5 V to 5.5 V

Outputs Can Drive Up To 10 LSTTL Loads

Contain Eight Flip-Flops With Single-Rail

Outputs

Clock Enable Latched to Avoid False

Clocking

Low Power Consumption, 80-µA Max I

Typical t = 12 ns

±4-mA Output Drive at 5 V

Applications Include:

– Buffer/Storage Registers

– Shift Registers

Low Input Current of 1 µA Max

Inputs Are TTL-Voltage Compatible

– Pattern Generators

SN54HCT377 . . . FK PACKAGE

(TOP VIEW)

SN54HCT377 . . . J OR W PACKAGE

SN74HCT377 . . . DW OR N PACKAGE

(TOP VIEW)

CLKEN

19 8Q

18 8D

17 7D

16 7Q

15 6Q

14 6D

13 5D

12 5Q

11 CLK

20 19

15 6Q

9 10 11 12 13

GND 10

description/ordering information

These devices are positive-edge-triggered D-type flip-flops. The ’HCT377 devices are similar to the ’HCT273

devices, but feature a latched clock-enable (CLKEN) input instead of a common clear.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the

positive-going edge of the clock (CLK) pulse if CLKEN is low. Clock triggering occurs at a particular voltage level

and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or

low level, the D input has no effect at the output. These devices are designed to prevent false clocking by

transitions at CLKEN.

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

†

PACKAGE

PDIP – N

Tube

SN74HCT377N

–40°C to 85°C

–55°C to 125°C

Tube

SN74HCT377DW

SN74HCT377DWR

SNJ54HCT377J

SNJ54HCT377W

SNJ54HCT377FK

SOIC – DW

HCT377

Tape and reel

Tube

CDIP – J

CFP – W

LCCC – FK

SNJ54HCT377J

SNJ54HCT377W

SNJ54HCT377FK

Tube

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...9

中文翻译

下载PDF

与SN54HCT377相关器件

型号	品牌	获取价格	描述	数据表
SN54HCT377_08	TI	获取价格	OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN54HCT377FK	TI	获取价格	OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN54HCT377FKR	TI	获取价格	HCT SERIES, OCTAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LCC-2
SN54HCT377J	TI	获取价格	OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN54HCT377W	TI	获取价格	OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN54HCT377WR	TI	获取价格	HCT SERIES, OCTAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, FP-20
SN54HCT533FK	TI	获取价格	HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CQCC20, CERAMIC, CC-20
SN54HCT533FK-00	TI	获取价格	HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CQCC20
SN54HCT533J-00	TI	获取价格	HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
SN54HCT540	TI	获取价格	OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

与SN54HCT377相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

25
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

17
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54HCT377

SN54HCT377 数据手册

与SN54HCT377相关器件

与SN54HCT377相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54HCT377

SN54HCT377 数据手册

与SN54HCT377相关器件

与SN54HCT377相关文章

您还可以找

您在本页遇到什么问题？