5秒后页面跳转
SN54AC574FK PDF预览

SN54AC574FK

更新时间: 2024-11-24 22:59:11
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
6页 101K
描述
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54AC574FK 数据手册

 浏览型号SN54AC574FK的Datasheet PDF文件第2页浏览型号SN54AC574FK的Datasheet PDF文件第3页浏览型号SN54AC574FK的Datasheet PDF文件第4页浏览型号SN54AC574FK的Datasheet PDF文件第5页浏览型号SN54AC574FK的Datasheet PDF文件第6页 
SN54AC574, SN74AC574  
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCAS541B – OCTOBER 1995 – REVISED JUNE 1996  
SN54AC574 . . . J OR W PACKAGE  
SN74AC574 . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)  
3-State Outputs Drive Bus Lines Directly  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
Package Options Include Plastic  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
Small-Outline (DW) Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK) and  
Flatpacks (W), and Standard Plastic (N) and  
Ceramic (J) DIP Packages  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
CLK  
description  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
GND  
SN54AC574 . . . FK PACKAGE  
(TOP VIEW)  
The eight flip-flops of the AC574 are D-type  
edge-triggered flip-flops. On the positive transi-  
tion of the clock (CLK) input, the Q outputs are set  
to the logic levels set up at the data (D) inputs.  
3
2
1
20 19  
18  
4
5
6
7
8
3D  
4D  
5D  
6D  
7D  
2Q  
3Q  
4Q  
5Q  
6Q  
17  
16  
15  
14  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low logic levels) or the high-  
impedance state. In the high-impedance state,  
the outputs neither load nor drive the bus lines  
significantly. The high-impedance state and the  
increased drive provide the capability to drive bus  
lines in a bus-organized system without need for  
interface or pullup components.  
9 10 11 12 13  
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
The SN54AC574 is characterized for operation over the full military temperature range of 55°C to 125°C. The  
SN74AC574 is characterized for operation from 40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
H
L
L
L
H or L  
X
X
X
Q
0
H
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54AC574FK相关器件

型号 品牌 获取价格 描述 数据表
SN54AC574J TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AC574W TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AC74 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AC74FK TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AC74J TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AC74-SP TI

获取价格

具有清零和预置端的双路正边沿触发式 D 型触发器
SN54AC74W TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AC86 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AC86_06 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AC86_15 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES