5秒后页面跳转
捷配首页

Datasheet > SN54AC74J
SN54AC74J PDF预览

SN54AC74J

更新时间： 2024-11-24 22:59:11
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
7页 113K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

SN54AC74J 数据手册

 浏览型号SN54AC74J的Datasheet PDF文件第2页浏览型号SN54AC74J的Datasheet PDF文件第3页浏览型号SN54AC74J的Datasheet PDF文件第4页浏览型号SN54AC74J的Datasheet PDF文件第5页浏览型号SN54AC74J的Datasheet PDF文件第6页浏览型号SN54AC74J的Datasheet PDF文件第7页 
SN54AC74, SN74AC74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLEAR AND PRESET  
SCAS521C – AUGUST 1995 – REVISED SEPTEMBER 1996  
SN54AC74 . . . J OR W PACKAGE  
SN74AC74 . . . D, DB, N, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK), Flat  
(W), and DIP (J,N) Packages  
1CLR  
1D  
V
CC  
2CLR  
2D  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1CLK  
1PRE  
1Q  
2CLK  
2PRE  
2Q  
description  
1Q  
GND  
2Q  
8
The ’AC74 are dual positive-edge-triggered  
D-type flip-flops.  
Alowlevelatthepreset(PRE)orclear(CLR)input  
sets or resets the outputs, regardless of the levels  
of the other inputs. When PRE and CLR are  
inactive (high), data at the data (D) input meeting  
the setup-time requirements is transferred to the  
outputs on the positive-going edge of the clock  
pulse. Clock triggering occurs at a voltage level  
and is not directly related to the rise time of the  
clock pulse. Following the hold-time interval, data  
at D can be changed without affecting the levels  
at the outputs.  
SN54AC74 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
2D  
1CLK  
NC  
4
5
6
7
8
NC  
17  
16  
15  
14  
2CLK  
NC  
1PRE  
NC  
2PRE  
1Q  
9 10 11 12 13  
The SN54AC74 is characterized for operation  
over the full military temperature range of –55°C  
to 125°C. The SN74AC74 is characterized for  
operation from –40°C to 85°C.  
NC – No internal connection  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
CLR  
PRE  
L
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
H
X
H
†
†
H
L
L
X
H
H
H
H
H
↑
H
L
L
H
↑
H
H
L
X
Q
Q
0
0
†
This configuration is unstable; that is, it does not  
persist when either PRE or CLR returns to its  
inactive (high) level.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

与SN54AC74J相关器件

型号 品牌 获取价格 描述 数据表
SN54AC74-SP TI

获取价格

 		具有清零和预置端的双路正边沿触发式 D 型触发器
SN54AC74W TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AC86 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AC86_06 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AC86_15 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AC86FK TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AC86J TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AC86W TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54ACT00 TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54ACT00_07 TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND GATES

与SN54AC74J相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证