DRAM
SMJ44400
Austin Semiconductor, Inc.
1M x 4 DRAM
PIN ASSIGNMENT
(Top View)
DYNAMIC RANDOM-ACCESS
MEMORY
20-Pin DIP (JD)
20-Pin Flatpack (HR)
(400 MIL)
AVAILABLE AS MILITARY
SPECIFICATIONS
• SMD 5962-90847
• MIL-STD-883
DQ1
DQ2
W\
RAS\
A9
A0
A1
A2
A3
1
2
3
4
5
6
7
8
9
20
19
18
17
16
15
14
13
12
11
Vss
DQ4
DQ3
CAS\
OE\
A8
A7
A6
A5
A4
FEATURES
• Organized 1,048,576 x 4
• Single +5V ±10% power supply
• Enhanced Page-Mode operation for faster memory access
P Higher data bandwidth than conventional page-mode
parts
P Random Single-Bit Access within a row with a column
address
Vcc 10
Pin Name
Function
A0 - A9 Address Inputs
CAS\
Column-Address Strobe
DQ1 - DQ4 Data Inputs/Outputs
• CAS\-Before-RAS\ (CBR) Refresh
• Long Refresh period: 1024-cycle Refresh in 16ms (Max)
• 3-State unlatched Output
• Low Power Dissipation
• All Inputs/Outputs and Clocks are TTL Compatible
• Processing to MIL-STD-883, Class B available
OE\
RAS\
W\
Vcc
Vss
Output Enable
Row-Address Strobe
Write Enable
5V Supply
Ground
OPTIONS
• Timing
80ns access
100ns access
120ns access
MARKING
The SMJ44400 is offered in a 400-mil, 20-pin ceramic
side-brazed dual-in-line package (JD suffix) and a 20-pin
ceramic flatpack (HR suffix) that are characterized for
operation from -55°C to +125°C.
-80
-10
-12
OPERATION
• Package(s)
Ceramic DIP (400mils)
Ceramic Flatpack
JD
HR
No. 113
No. 308
Enhanced Page Mode
Enhanced page-mode operation allows faster memory
access by keeping the same row address while selecting
random column addresses. The time for row-address setup
and hold and address multiplex is eliminated. The maximum
number of columns that can be accessed is determined by the
maximum RAS\ low time and the CAS\ page cycle time used.
With minimum CAS\ page cycle time, all 1024 columns
specified by column addresses A0 through A9 can be accessed
without intervening RAS\ cycles.
• Operating Temperature Ranges
Military (-55oC to +125oC)
M
GENERAL DESCRIPTION
The SMJ44400 is a series of 4,194,304-bit dynamic ran-
dom-access memories (DRAMs), organized as 1,048,576
words of four bits each. This series employs state-of-the-art
technology for high performance, reliability, and low-power
operation.
The SMJ44400 features maximum row access times of
80ns, 100ns, and 120ns. Maximum power dissipation is as
low as 360mW operating and 22mW standby.
All inputs and outputs, including clocks, are compatible
with Series 54 TTL. All addressses and data-in lines are latched
on-chip to simplify system design. Data out is unlatched to
allow greater system flexibility.
Unlike conventional page-mode DRAMs, the column-
address buffers in this device are activated on the
For more products and information
please visit our web site at
www.austinsemiconductor.com
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
SMJ44400
Rev. 2.0 10/01
1