5秒后页面跳转
SI5321-H-ZL5 PDF预览

SI5321-H-ZL5

更新时间: 2024-11-19 15:51:11
品牌 Logo 应用领域
芯科 - SILICON ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
34页 1515K
描述
Support Circuit, 1-Func, PBGA63, 9 X 9 MM, ROHS COMPLIANT, PLASTIC, MO-192AAB-1, BGA-63

SI5321-H-ZL5 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:LBGA,
针数:63Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.8
JESD-30 代码:S-PBGA-B63长度:9 mm
功能数量:1端子数量:63
最高工作温度:85 °C最低工作温度:-20 °C
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
认证状态:Not Qualified座面最大高度:1.58 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT温度等级:OTHER
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM宽度:9 mm
Base Number Matches:1

SI5321-H-ZL5 数据手册

 浏览型号SI5321-H-ZL5的Datasheet PDF文件第2页浏览型号SI5321-H-ZL5的Datasheet PDF文件第3页浏览型号SI5321-H-ZL5的Datasheet PDF文件第4页浏览型号SI5321-H-ZL5的Datasheet PDF文件第5页浏览型号SI5321-H-ZL5的Datasheet PDF文件第6页浏览型号SI5321-H-ZL5的Datasheet PDF文件第7页 
Si5321  
SONET/SDH PRECISION CLOCK MULTIPLIER IC  
Features  
Ultra-low jitter clock output with jitter  
generation as low as 0.3 psRMS  
Digital hold for loss-of-input clock  
Support for 255/238 (15/14),  
255/237 (85/79), and 66/64 FEC scaling  
(ITU-T G.709 and IEEE 802.3ae)  
Selectable loop bandwidth  
Loss-of-signal alarm output  
Low power  
No external components (other than a  
resistor and bypassing)  
Input clock ranges at 19, 39, 78, 155,  
311, or 622 MHz  
Output clock ranges at 19, 39, 78, 155,  
311, 622, 1244, or 2488 MHz  
Maximum range includes 693 MHz for  
10 GbE FEC support  
321  
Small size (9 x 9 mm)  
Backwards compatible with Si5320  
Ordering Information:  
Applications  
See page 30.  
SONET/SDH line/port cards  
Terabit routers  
Core switches  
Digital cross connects  
Description  
The Si5321 is a precision clock multiplier that exceeds the requirements of high-speed  
communication systems, including OC-192/OC-48 and 10 Gigabit Ethernet. This device  
phase locks to an input clock in the 19, 39, 78, 155, 311 or 622 MHz frequency range  
and generates a frequency-multiplied clock output that can be configured for operation  
in the 19, 39, 78, 155, 622, 1244, or 2488 MHz frequency range. Silicon Laboratories  
DSPLL® technology provides PLL functionality with unparalleled performance. It  
eliminates external loop filter components, provides programmable loop parameters,  
and simplifies design. FEC rates are supported by selectable forward and reverse 255/  
238 (15/14), 255/237 (85/79), and 66/64 (33/32) conversion factors. The ITU-T G.709  
255/237 rate and the IEEE 802.3ae 66/64 rate are supported when using a 155 MHz or  
higher rate input clock. The performance and integration of Silicon Laboratories’ Si5321  
clock IC provides high-level support of the latest specifications and systems. It operates  
from a single 3.3 V supply.  
Functional Block Diagram  
REXT  
VSEL33  
VDD  
GND  
Biasing & Supply Regulation  
FXDDELAY  
CAL_ACTV  
DH_ACTV  
CLKIN+  
CLKIN–  
2
DSPLL®  
÷
CLKOUT+  
CLKOUT–  
÷
2
VALTIME  
LOS  
FRQSEL[2:0]  
Signal  
Detect  
3
2
2
Calibration  
RSTN/CAL  
BWBOOST  
FEC[2:0]  
BWSEL[1:0]  
INFRQSEL[2:0]  
Rev. 2.5 8/08  
Copyright © 2008 by Silicon Laboratories  
Si5321  

与SI5321-H-ZL5相关器件

型号 品牌 获取价格 描述 数据表
SI5322 SILICON

获取价格

PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
SI5322-C-GM SILICON

获取价格

Support Circuit, 1-Func, 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36
SI5323 SILICON

获取价格

PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
SI5323-B-GM SILICON

获取价格

PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
SI5323-B-GMR SILICON

获取价格

Support Circuit, 1-Func, 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36
SI5323-C-GMR SILICON

获取价格

Support Circuit, 1-Func, QFN-36
SI5323-RM SILICON

获取价格

Mux/Demux, 1-Func, QFN-36
SI5324 SILICON

获取价格

Pin-Controlled 1_710 MHz Jitter Cleaning Clock
Si5324A-C-GM SILICON

获取价格

ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/ JITTER ATTENUATOR
Si5324B-C-GM SILICON

获取价格

ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/ JITTER ATTENUATOR