5秒后页面跳转
S1D13504(128QFP15) PDF预览

S1D13504(128QFP15)

更新时间: 2024-11-08 19:58:07
品牌 Logo 应用领域
精工 - SEIKO /
页数 文件大小 规格书
2页 78K
描述
Micro Peripheral IC,

S1D13504(128QFP15) 数据手册

 浏览型号S1D13504(128QFP15)的Datasheet PDF文件第2页 
ENERGY  
SAVING  
EPSON  
GRAPHICS  
S1D13504  
S1D13504 COLOR GRAPHICS LCD/CRT CONTROLLER  
February 2001  
DESCRIPTION  
The S1D13504 is a low cost, low power, color/monochrome LCD/CRT controller interfacing to a wide range of CPUs  
and LCDs. The S1D13504 architecture is designed to meet the requirements of embedded markets such as Office  
Automation equipment, Mobile Communications devices and Hand-Held PCs where Windows CE may serve as a  
primary operating system.  
The S1D13504 supports LCD interfaces with data widths up to 16-bits. Using Frame Rate Modulation (FRM), it can  
display 16 shades of gray on monochrome LCD panels, up to 4096 colors on passive color LCD, and 64K colors on  
active matrix TFT LCD panels. CRT support is handled through the use of an external RAMDAC interface allowing  
simultaneous display of both the CRT and LCD panel. A 16-bit memory interface supports up to 2M bytes of FPM-  
DRAM or EDO-DRAM. Supports flexible operating voltages from 2.7V to 5.5V.  
Display Modes  
FEATURES  
1/2/4/8/16 bit-per-pixel (bpp) support on LCD.  
Memory Interface  
1/2/4/8 bit-per-pixel (bpp) on CRT.  
16-bit EDO-DRAM or FPM-DRAM interface.  
Up to 16 shades of gray using FRM on  
monochrome passive LCD panels.  
Memory size options:  
512K bytes using one 256K×16 device.  
2M bytes using one 1M×16 device.  
Up to 4096 colors on passive LCD panels.  
Up to 64K colors on active matrix TFT LCD in  
16 bpp modes.  
Addressable as a single linear address space.  
CPU Interface  
Split Screen Display: allows two different images to  
be simultaneously displayed.  
Supports the following interfaces:  
Hitachi SH-3.  
Virtual Display Support: displays images larger  
than the panel size through the use of panning.  
Motorola M68K.  
ISA bus.  
MPU bus interface with programmable READY.  
i386/486 bus.  
Philips MIPS PR31500/31700.  
NEC MIPS VR4102.  
Double Buffering/multi-pages: provides smooth ani-  
mation and instantaneous screen update.  
Acceleration of screen updates by allocating full  
display buffer bandwidth to CPU.  
CPU write buffer.  
Clock Source  
Single clock input for both pixel and memory clocks.  
Display Support  
4/8-bit monochrome passive LCD interface.  
Memory clock can be input clock or (input clock/2),  
providing flexibility to use CPU bus clock as input.  
4/8/16-bit color passive LCD interface.  
Single-panel, single-drive displays.  
Dual-panel, dual-drive displays.  
Pixel clock can be memory clock or (memory clock/  
2), (memory clock/3) or (memory clock/4).  
Power Down Modes  
Direct support for 9/12-bit TFT; 18-bit TFT is sup-  
ported up to 64K color depth (16-bit data).  
Two power down modes: one software / one hardware.  
LCD Power Sequencing.  
External RAMDAC support using the upper byte of  
the LCD data bus for the RAMDAC pixel data bus.  
General Purpose IO pins  
Up to 12 General Purpose IO pins are available.  
Simultaneous display of CRT and 4/8-bit passive  
or 9-bit TFT panels, regardless of resolution.  
Operating Voltage  
2.7 volts to 5.5 volts.  
Maximum resolution of 800x600 pixels at a color  
depth of 16 bpp.  
Package  
128-pin QFP15 surface mount package  
144-pin QFP20 surface mount package  
X19A-C-002-11  
1

与S1D13504(128QFP15)相关器件

型号 品牌 获取价格 描述 数据表
S1D13504(144QFP20) SEIKO

获取价格

Micro Peripheral IC,
S1D13504F00A EPSON

获取价格

LCD Controller ICs
S1D13504F01A EPSON

获取价格

LCD Controller ICs
S1D13504F02A EPSON

获取价格

LCD Controller ICs
S1D13505 EPSON

获取价格

S1D13505 Embedded RANMAC LCD/CRT Controller
S1D13505F00A EPSON

获取价格

S1D13505 Embedded RANMAC LCD/CRT Controller
S1D13505F00A200 SEIKO

获取价格

CRT OR FLAT PNL GRPH DSPL CTLR, PQFP128, QFP15-128
S1D13506 EPSON

获取价格

S1D13506 Color LCD/CRT/TV Controller
S1D13506F00A EPSON

获取价格

LCD Controller ICs
S1D13506F00A200 SEIKO

获取价格

800X600 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP128, ROHS COMPLIANT, QFP-128