5秒后页面跳转
PXR40 PDF预览

PXR40

更新时间: 2024-11-08 11:59:23
品牌 Logo 应用领域
飞思卡尔 - FREESCALE 微控制器
页数 文件大小 规格书
100页 720K
描述
PXR40 Microcontroller

PXR40 数据手册

 浏览型号PXR40的Datasheet PDF文件第2页浏览型号PXR40的Datasheet PDF文件第3页浏览型号PXR40的Datasheet PDF文件第4页浏览型号PXR40的Datasheet PDF文件第5页浏览型号PXR40的Datasheet PDF文件第6页浏览型号PXR40的Datasheet PDF文件第7页 
Freescale Semiconductor  
Data Sheet: Technical Data  
Document Number: PXR40  
Rev. 1, 09/2011  
PXR40  
PXR40 Microcontroller Data  
Sheet  
TEPBGA–416  
27mm x 27mm  
• Dual issue, 32-bit CPU core complex (e200z7)  
– Compliant with the Power Architecture embedded  
category  
single action, double action, pulse width modulation  
(PWM) and modulus counter operation  
• Four enhanced queued analog-to-digital converters  
(eQADC)  
– 16 KB I-Cache and 16 KB D-Cache  
– Includes an instruction set enhancement allowing  
variable length encoding (VLE), optional encoding of  
mixed 16-bit and 32-bit instructions, for code size  
footprint reduction  
– Support for 64 analog channels  
– Includes one absolute reference ADC channel  
– Includes eight decimation filters  
• Four deserial serial peripheral interface (SPI) modules  
• Three enhanced serial communication interface (UART)  
modules  
• Four controller area network (CAN) modules  
• Dual-channel FlexRay controller  
– Includes signal processing extension (SPE2) instruction  
support for digital signal processing (DSP) and  
single-precision floating point operations  
• 4 MB on-chip flash  
– Supports read during program and erase operations, and  
multiple blocks allowing EEPROM emulation  
• 256 KB on-chip general-purpose SRAM including 32 KB  
of standby RAM  
• Nexus development interface (NDI) per IEEE-ISTO  
5001-2003/5001-2008 standard  
• Device and board test support per Joint Test Action Group  
(JTAG) (IEEE 1149.1)  
• Two direct memory access controller (eDMA2) blocks  
– One supporting 64 channels  
• On-chip voltage regulator controller regulates supply  
voltage down to 1.2 V for core logic  
– One supporting 32 channels  
• Interrupt controller (INTC)  
• Frequency modulated phase-locked loop (FMPLL)  
• Crossbar switch architecture for concurrent access to  
peripherals, flash, or RAM from multiple bus masters  
• External bus interface (EBI) for calibration and application  
development (not available on all packages)  
• System integration unit (SIU)  
• Error correction status module (ECSM)  
• Boot assist module (BAM) supports serial bootload via  
CAN or SCI  
• Two second-generation enhanced time processor units  
(eTPU2) that share code and data RAM.  
– 32 standard channels per eTPU2  
– 24 KB code RAM  
– 6 KB parameter (data) RAM  
• Enhanced modular input output system supporting 32  
unified channels (eMIOS) with each channel capable of  
© Freescale Semiconductor, Inc., 2011. All rights reserved.  

与PXR40相关器件

型号 品牌 获取价格 描述 数据表
PXR40PB FREESCALE

获取价格

32-bit Power Architecture® Microcontrollers
PXR40RM FREESCALE

获取价格

PXR40 Microcontroller
PXS20 FREESCALE

获取价格

PXS20 Microcontroller
PXS20PB FREESCALE

获取价格

32-bit Power Architecture® Microcontrollers
PXS20RM FREESCALE

获取价格

PXS20 Microcontroller
PXS30 FREESCALE

获取价格

PXS30 Microcontroller
PXS3010 FREESCALE

获取价格

PXS30 Family Built on Power Architecture® Te
PXS3015 FREESCALE

获取价格

PXS30 Family Built on Power Architecture® Te
PXS3020 FREESCALE

获取价格

PXS30 Family Built on Power Architecture® Te
PXS30FS FREESCALE

获取价格

PXS30 Family Built on Power Architecture® Te