5秒后页面跳转
PI6C2502AW PDF预览

PI6C2502AW

更新时间: 2024-11-28 22:44:27
品牌 Logo 应用领域
百利通 - PERICOM 时钟驱动器
页数 文件大小 规格书
4页 277K
描述
Phase-Locked Loop Clock Driver

PI6C2502AW 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.87系列:6C
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:8实输出次数:1
最高工作温度:70 °C最低工作温度:
输出特性:SERIES-RESISTOR封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mm最小 fmax:134 MHz

PI6C2502AW 数据手册

 浏览型号PI6C2502AW的Datasheet PDF文件第2页浏览型号PI6C2502AW的Datasheet PDF文件第3页浏览型号PI6C2502AW的Datasheet PDF文件第4页 
PI6C2502A  
Phase-Locked Loop Clock Driver  
ProductDescription  
ProductFeatures  
ThePI6C2502Afeaturesalow-skew,low-jitter,phase-lockedloop  
(PLL) clock driver. By connecting the feedback FB_OUT output  
to the feedback FB_IN input, the propagation delay from the  
CLK_IN input to any clock output will be nearly zero.  
High-PerformancePhase-Locked-LoopClockDistribution  
forNetworking,  
Synchronous DRAM modules for server/workstation/  
PC applications  
Application  
Allows Clock Input to have Spread Spectrum  
modulation for EMI reduction  
If a system designer needs more than 16 outputs with the features  
just described, using two or more zero-delay buffers such as  
PI6C2509Q, and PI6C2510Q, is likely to be impractical. The  
device-to-device skew introduced can significantly reduce the  
performance. Pericom recommends the use of a zero-delay buffer  
and an eighteen output non-zero-delay buffer. As shown in Figure  
1, this combination produces a zero-delay buffer with all the signal  
characteristics of the original zero-delay buffer, but with as many  
outputs as the non-zero-delay buffer part. For example, when  
combined with an eighteen output non-zero delay buffer, a system  
designer can create a seventeen-output zero-delay buffer.  
Zero Input-to-Output delay  
Lowjitter:Cycle-to-Cyclejitter±75psmax.  
On-chip series damping resistor at clock output drivers  
for low noise and EMI reduction  
Operatesat3.3VVCC  
Wide range of Clock Frequencies 80 to 134 MHz  
Package:Plastic8-pinSOICPackage(W)  
LogicBlockDiagram  
ProductPinConfiguration  
CLK_IN  
FB_IN  
CLK_OUT  
FB_OUT  
8-Pin  
W
PLL  
AV  
CC  
Figure1.ThisCombinationProvidesZero-DelayBetweenthe  
Reference Clocks Signal and 17 Outputs.  
PS8500  
10/02/00  
1

与PI6C2502AW相关器件

型号 品牌 获取价格 描述 数据表
PI6C2502W PERICOM

获取价格

SINGLE CLOCK DRIVER|CMOS|SOP|8PIN|PLASTIC
PI6C2502WE PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
PI6C2502WEX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
PI6C2502WX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 IN
PI6C2504 PERICOM

获取价格

Phase-Locked Loop Clock Driver with 4 Clock Outputs
PI6C2504A PERICOM

获取价格

Phase-Locked Loop Clock Driver with 4 Clock Outputs
PI6C2504AQ PERICOM

获取价格

Phase-Locked Loop Clock Driver with 4 Clock Outputs
PI6C2504AQE PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, L
PI6C2504AQEX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, PLASTIC
PI6C2504AQX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, PLASTIC