PLL620-30
PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)
DIE CONFIGURATION
FEATURES
65 mil
•
•
•
•
•
•
•
•
65MHz to 130MHz Crystal input.
Output range: 32.5MHz – 130MHz (no PLL).
Low Injection Power for crystal, 50uW.
Complementary outputs: PECL or LVDS.
Selectable OE Logic
Supports 2.5V or 3.3V-Power Supply.
Available in die form.
(1550,1475)
25
24 23 22 21
20
19
18
17
GNDBUF
16
15
14
26
XIN
N/C
Die ID:
A2020-20A
LVDSB
PECLB
27
28
XOUT
N/C
Thickness 10 mil.
13
12
VDDBUF
DESCRIPTION
S2^
29
VDDBUF
11
PECL
The PLL620-30 is a XO IC specifically designed to
drive fundamental or 3rd OT crystals from 65MHz to
130MHz, with selectable PECL or LVDS outputs and
OE logic (enable high or enable low). Its design was
optimized to tolerate higher limits of interelectrode
capacitance and bonding capacitance to improve
yield. It achieves very low current into the crystal
resulting in better overall stability.
OE
CTRL
30
31
10
9
LVDS
C502A
N/C
OUTSEL^
2
4
5
6
8
1
3
7
(0,0)
Y
X
DIE SPECIFICATIONS
OUTPUT SELECTION AND ENABLE
OUTSEL
Name
Value
Selected Output
(Pad #9)
Size
62 x 65 mil
GND
0
1
LVDS
Reverse side
Pad dimensions
Thickness
PECL (default)
80 micron x 80 micron
10 mil
OESEL
OE_CTRL
State
(Pad #25) (Pad #30)
0
Tri-state
0
1
Output enabled (default)
Output enabled (default)
Tri-state
BLOCK DIAGRAM
0
1 (default)
1
OE
Pad #9, #25: Bond to GND to set to “0”. Internal pull up.
Q
Q
Pad #30: Logical states defined by PECL levels if OESEL is “1”
Logical states defined by CMOS levels if OESEL is “0”
Oscillator
Amplifier
OUTPUT FREQUENCY SELECTOR
XIN
S2
Output
XOUT
PLL620-30
0
Input/2
Input
1(Default)*
*Internally set to ‘Default’ through 60KΩ pull-up resistor
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 11/09/04 Page 1