5秒后页面跳转
P620-30DC PDF预览

P620-30DC

更新时间: 2024-09-12 03:43:43
品牌 Logo 应用领域
PLL 石英晶振
页数 文件大小 规格书
6页 206K
描述
PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)

P620-30DC 数据手册

 浏览型号P620-30DC的Datasheet PDF文件第2页浏览型号P620-30DC的Datasheet PDF文件第3页浏览型号P620-30DC的Datasheet PDF文件第4页浏览型号P620-30DC的Datasheet PDF文件第5页浏览型号P620-30DC的Datasheet PDF文件第6页 
PLL620-30  
PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)  
DIE CONFIGURATION  
FEATURES  
65 mil  
65MHz to 130MHz Crystal input.  
Output range: 32.5MHz – 130MHz (no PLL).  
Low Injection Power for crystal, 50uW.  
Complementary outputs: PECL or LVDS.  
Selectable OE Logic  
Supports 2.5V or 3.3V-Power Supply.  
Available in die form.  
(1550,1475)  
25  
24 23 22 21  
20  
19  
18  
17  
GNDBUF  
16  
15  
14  
26  
XIN  
N/C  
Die ID:  
A2020-20A  
LVDSB  
PECLB  
27  
28  
XOUT  
N/C  
Thickness 10 mil.  
13  
12  
VDDBUF  
DESCRIPTION  
S2^  
29  
VDDBUF  
11  
PECL  
The PLL620-30 is a XO IC specifically designed to  
drive fundamental or 3rd OT crystals from 65MHz to  
130MHz, with selectable PECL or LVDS outputs and  
OE logic (enable high or enable low). Its design was  
optimized to tolerate higher limits of interelectrode  
capacitance and bonding capacitance to improve  
yield. It achieves very low current into the crystal  
resulting in better overall stability.  
OE  
CTRL  
30  
31  
10  
9
LVDS  
C502A  
N/C  
OUTSEL^  
2
4
5
6
8
1
3
7
(0,0)  
Y
X
DIE SPECIFICATIONS  
OUTPUT SELECTION AND ENABLE  
OUTSEL  
Name  
Value  
Selected Output  
(Pad #9)  
Size  
62 x 65 mil  
GND  
0
1
LVDS  
Reverse side  
Pad dimensions  
Thickness  
PECL (default)  
80 micron x 80 micron  
10 mil  
OESEL  
OE_CTRL  
State  
(Pad #25) (Pad #30)  
0
Tri-state  
0
1
Output enabled (default)  
Output enabled (default)  
Tri-state  
BLOCK DIAGRAM  
0
1 (default)  
1
OE  
Pad #9, #25: Bond to GND to set to “0”. Internal pull up.  
Q
Q
Pad #30: Logical states defined by PECL levels if OESEL is “1”  
Logical states defined by CMOS levels if OESEL is “0”  
Oscillator  
Amplifier  
OUTPUT FREQUENCY SELECTOR  
XIN  
S2  
Output  
XOUT  
PLL620-30  
0
Input/2  
Input  
1(Default)*  
*Internally set to ‘Default’ through 60Kpull-up resistor  
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 11/09/04 Page 1  

与P620-30DC相关器件

型号 品牌 获取价格 描述 数据表
P620-3XDC PLL

获取价格

PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)
P620-3XSC PLL

获取价格

PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)
P620-3XSCL PLL

获取价格

PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)
P620-80DC PLL

获取价格

Low Phase Noise XO (9.5-65MHz Output)
P620-88OC PLL

获取价格

Low Phase Noise XO (9.5-65MHz Output)
P620-89OC PLL

获取价格

Low Phase Noise XO (9.5-65MHz Output)
P620F MPSIND

获取价格

FLYBACK TRANSFORMERS
P620F12 MPSIND

获取价格

FLYBACK TRANSFORMERS
P620F19 MPSIND

获取价格

FLYBACK TRANSFORMERS
P620F24 MPSIND

获取价格

FLYBACK TRANSFORMERS