PLL620-88/-89
Low Phase Noise XO (9.5-65MHz Output)
FEATURES
PIN CONFIGURATION
•
•
•
•
•
•
19MHz to 65MHz crystal input.
Output range: 9.5MHz – 65MHz
Complementary outputs: PECL or LVDS output.
Selectable OE Logic (enable high or enable low).
Supports 2.5V or 3.3V Power Supply.
Available in 16 pin TSSOP package.
VDD
XIN
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
DNC
DNC
XOUT
DNC
S2
GNDBUF
QBAR
VDDBUF
Q
OE
DESCRIPTION
N/C
GNDBUF
GND
The PLL620-88 (PECL) and PLL620-89 (LVDS) are
XO ICs specifically designed to work with
GND
9
fundamental or 3rd OT crystals between 19MHz and
65MHz. The selectable divide by two feature extends
the operation range from 9.5MHz to 65MHz. They
require very low current into the crystal resulting in
better overall stability. The OE logic feature allows
selection of enable high or enable low.
OUTPUT SELECTION AND ENABLE
OE_SELECT
OE_CTRL
State
0
Tri-state
0
1 (Default) Output enabled
0 (Default) Output enabled
BLOCK DIAGRAM
1 (Default)
1
Tri-state
Input selection: Bond to GND to set to “0”, bond to VDD to set to “1”
No connection results to “default” setting through
internal pull-up/-down.
O
Q
OE_CTRL:
Logical states defined by PECL levels if
OE_SELECT is “1”
Logical states defined by CMOS levels if
OE_SELECT is “0”
Q
Oscillator
Amplifier
X+
S2
X-
OUTPUT FREQUENCY DIVIDE BY
TWO SELECTOR
PLL620-8X Block Diagram
S2
Output
0
1
Intput/2
Input
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 12/08/04 Page 1