Datasheet > NTE4043BT

NTE4043BT

更新时间： 2024-11-03 21:15:55

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

NTE4043BT 技术参数

NTE4043B & NTE4043BT

Integrated Circuit

CMOS, Quad NOR R/S Latch

Description:

The NTE4043B (16−Lead DIP) and NTE4043BT (SOIC−16) are R−S latch devices constructed

with MOS P−Channel and N−Channel enhancement mode devices in a single monolithic structure.

Each latch has an independent Q output and set and reset inputs. The Q outputs are gated through

three−state buffers having a common enable input. The outputs are enabled with a logical “1” or

high on the enable input; a logical “0” or low disconnects the latch from the Q outputs, resulting in

an open circuit at the Q outputs.

Features:

D Double Diode Input Protection

D Three−State Outputs with Common Enable

D Capable of Driving Two Low−Power TTL Loads or One Low−Power Schottky TTL Load Over

the Rated Temperature Range

D Supply Voltage Range: 3Vdc to 18Vdc

Absolute Maximum Ratings: (Voltages referenced to V_SS, Note 1)

DC Supply Voltage, V_DD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 to +18.0V

Input Voltage (DC or Transient), V_in. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 to V_DDto +0.5V

Output Voltage (DC or Transient), V_out. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 to V_DDto +0.5V

Input Current (DC or Transient, Per Pin), I_in. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA

Output Current (DC or Transient, Per Pin), I_out. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA

Power Dissipation (Per Package), P_D. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500mW

Temperature Derating (from +65° to +125°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −7.0mW/°C

Ambient Temperature Range, T_A. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55° to +125°C

Storage Temperature Range, T_stg. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65° to +150°C

Lead Temperature (During Soldering, 8sec max), T_L. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +260°C

Note 1. Maximum Ratings are those values beyond which damage to the device may occur.

12 3 4 5

中文翻译

下载PDF