5秒后页面跳转
MPC860SRZQ80D4 PDF预览

MPC860SRZQ80D4

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
飞思卡尔 - FREESCALE /
页数 文件大小 规格书
80页 2125K
描述
Hardware Specifications

MPC860SRZQ80D4 数据手册

 浏览型号MPC860SRZQ80D4的Datasheet PDF文件第1页浏览型号MPC860SRZQ80D4的Datasheet PDF文件第3页浏览型号MPC860SRZQ80D4的Datasheet PDF文件第4页浏览型号MPC860SRZQ80D4的Datasheet PDF文件第5页浏览型号MPC860SRZQ80D4的Datasheet PDF文件第6页浏览型号MPC860SRZQ80D4的Datasheet PDF文件第7页 
Features  
Table 1. MPC860 Family Functionality  
Cache (Kbytes) Ethernet  
Part  
ATM  
SCC  
Reference 1  
Instruction  
Cache  
Data Cache  
10T  
10/100  
MPC860DE  
MPC860DT  
MPC860DP  
MPC860EN  
MPC860SR  
MPC860T  
4
4
4
4
8
4
4
4
8
4
Up to 2  
Up to 2  
Up to 2  
Up to 4  
Up to 4  
Up to 4  
Up to 4  
1
1
2
2
2
4
4
4
4
1
1
1
1
1
1
1
1
2
Yes  
Yes  
16  
4
1
1
4
Yes  
Yes  
Yes  
Yes  
4
MPC860P  
MPC855T  
16  
4
1
1
1
Supporting documentation for these devices refers to the following:  
1. MPC860 PowerQUICC Family User’s Manual (MPC860UM, Rev. 3)  
2. MPC855T User’s Manual (MPC855TUM/D, Rev. 1)  
2 Features  
The following list summarizes the key MPC860 features:  
TM  
Embedded single-issue, 32-bit PowerPC core (implementing the PowerPC architecture) with  
thirty-two 32-bit general-purpose registers (GPRs)  
— The core performs branch prediction with conditional prefetch without conditional execution.  
— 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1)  
– 16-Kbyte instruction caches are four-way, set-associative with 256 sets; 4-Kbyte instruction caches  
are two-way, set-associative with 128 sets.  
– 8-Kbyte data caches are two-way, set-associative with 256 sets; 4-Kbyte data caches are two-way,  
set-associative with 128 sets.  
– Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache  
blocks.  
– Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and  
are lockable on a cache block basis.  
— MMUs with 32-entry TLB, fully-associative instruction, and data TLBs  
— MMUs support multiple page sizes of 4-, 16-, and 512-Kbytes, and 8-Mbytes; 16 virtual address spaces  
and 16 protection groups  
— Advanced on-chip-emulation debug mode  
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)  
32 address lines  
Operates at up to 80 MHz  
Memory controller (eight banks)  
— Contains complete dynamic RAM (DRAM) controller  
MPC860 Family Hardware Specifications, Rev. 7  
2
Freescale Semiconductor  

与MPC860SRZQ80D4相关器件

型号 品牌 描述 获取价格 数据表
MPC860T FREESCALE Hardware Specifications

获取价格

MPC860T MOTOROLA Family Hardware Specifications

获取价格

MPC860TCVR50D4 NXP PowerQUICC, 32 Bit Power Architecture, 50MHz, Communications Processor, -40 to 95C

获取价格

MPC860TCVR66D4 NXP PowerQUICC, 32 Bit Power Architecture, 66MHz, Communications Processor, -40 to 95C

获取价格

MPC860TCZQ50D4 FREESCALE Hardware Specifications

获取价格

MPC860TCZQ50D4 ROCHESTER 32-BIT, 50MHz, RISC PROCESSOR, PBGA357, 25 X 25 MM, 1.27 MM PITCH, PLASTIC, BGA-357

获取价格