5秒后页面跳转
MC74VHC132MR2 PDF预览

MC74VHC132MR2

更新时间: 2024-11-04 20:02:35
品牌 Logo 应用领域
安森美 - ONSEMI 输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
8页 141K
描述
AHC/VHC SERIES, QUAD 2-INPUT NAND GATE, PDSO14, EIAJ, SOIC-14

MC74VHC132MR2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.1
系列:AHC/VHCJESD-30 代码:R-PDSO-G14
JESD-609代码:e0长度:10.2 mm
逻辑集成电路类型:NAND GATE功能数量:4
输入次数:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):225传播延迟(tpd):17.5 ns
认证状态:Not Qualified座面最大高度:2.05 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.275 mm
Base Number Matches:1

MC74VHC132MR2 数据手册

 浏览型号MC74VHC132MR2的Datasheet PDF文件第2页浏览型号MC74VHC132MR2的Datasheet PDF文件第3页浏览型号MC74VHC132MR2的Datasheet PDF文件第4页浏览型号MC74VHC132MR2的Datasheet PDF文件第5页浏览型号MC74VHC132MR2的Datasheet PDF文件第6页浏览型号MC74VHC132MR2的Datasheet PDF文件第7页 
MC74VHC132  
Quad 2-Input NAND Schmitt  
Trigger  
The MC74VHC132 is an advanced high speed CMOS Schmitt  
NAND trigger fabricated with silicon gate CMOS technology. It  
achieves high speed operation similar to equivalent Bipolar Schottky  
TTL while maintaining CMOS low power dissipation.  
Pin configuration and function are the same as the MC74VHC00,  
but the inputs have hysteresis and, with its Schmitt trigger function,  
the VHC132 can be used as a line receiver which will receive slow  
input signals.  
The internal circuit is composed of three stages, including a buffer  
output which provides high noise immunity and stable output. The  
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V  
systems to 3.0 V systems.  
http://onsemi.com  
MARKING  
DIAGRAMS  
14  
1
SOIC14  
D SUFFIX  
CASE 751A  
VHC132G  
AWLYWW  
1
Features  
14  
High Speed: t = 4.9 ns (Typ) at V = 5.0 V  
PD  
CC  
VHC  
132  
Low Power Dissipation: I = 2 mA (Max) at T = 25°C  
TSSOP14  
DT SUFFIX  
CASE 948G  
CC  
A
High Noise Immunity: V  
= V  
= 28% V  
NIH  
NIL CC  
ALYWG  
1
G
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
1
Designed for 2.0 V to 5.5 V Operating Range  
14  
Low Noise: V  
= 0.8 V (Max)  
OLP  
SOEIAJ14  
M SUFFIX  
CASE 965  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300mA  
VHC132  
ALYWG  
1
ESD Performance:  
1
Human Body Model > 2000 V;  
Machine Model > 200 V  
A
=
Assembly  
Location  
WL, L  
Y
Chip Complexity: 72 FETs or 18 Equivalent Gates  
These Devices are PbFree and are RoHS Compliant  
=
=
=
Wafer Lot  
Year  
Work Week  
WW, W  
G or G  
= PbFree Package  
(Note: Microdot may be in either location)  
FUNCTION TABLE  
V
B4  
13  
A4  
12  
Y4  
11  
B3  
10  
A3  
9
Y3  
8
CC  
14  
Inputs  
Output  
Y
A
B
L
L
H
H
L
H
L
H
H
H
L
H
1
2
3
4
5
6
7
ORDERING INFORMATION  
A1  
B1  
Y1  
A2  
B2  
Y2 GND  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
(Top View)  
Figure 1. Pinout: 14Lead Packages  
© Semiconductor Components Industries, LLC, 2011  
1
Publication Order Number:  
May, 2011 Rev. 5  
MC74VHC132/D  

与MC74VHC132MR2相关器件

型号 品牌 获取价格 描述 数据表
MC74VHC138 MOTOROLA

获取价格

3-to-8 Line Decoder
MC74VHC138 ONSEMI

获取价格

3-To-8 Line Decoder
MC74VHC138D MOTOROLA

获取价格

3-to-8 Line Decoder
MC74VHC138D ONSEMI

获取价格

3-To-8 Line Decoder
MC74VHC138DG ONSEMI

获取价格

3-to-8 Line Decoder
MC74VHC138DR2 ONSEMI

获取价格

3-To-8 Line Decoder
MC74VHC138DR2G ONSEMI

获取价格

3-to-8 Line Decoder
MC74VHC138DT ONSEMI

获取价格

3-To-8 Line Decoder
MC74VHC138DT MOTOROLA

获取价格

3-to-8 Line Decoder
MC74VHC138DTEL ONSEMI

获取价格

IC,DECODER/DEMUX,3-TO-8-LINE,AHC/VHC-CMOS,TSSOP,16PIN,PLASTIC