5秒后页面跳转
捷配首页

Datasheet > MC145202F1
MC145202F1 PDF预览

MC145202F1

更新时间： 2024-11-03 21:12:47
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 光电二极管
页数 文件大小 规格书
24页 236K
描述
PLL Frequency Synthesizer, CMOS, PDSO20, PLASTIC, SO-20

阅读下载

中文翻译

获取价格

MC145202F1 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：SOP, SOP20,.3Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.84
其他特性：SELECTABLE 64/65 PRESCALER模拟集成电路 - 其他类型：PLL FREQUENCY SYNTHESIZER
JESD-30 代码：R-PDSO-G20JESD-609代码：e0
长度：12.675 mm功能数量：1
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP20,.3
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2.7/5.5 V
认证状态：Not Qualified座面最大高度：2 mm
子类别：PLL or Frequency Synthesis Circuits最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：5.25 mmBase Number Matches：1

MC145202F1 数据手册

 浏览型号MC145202F1的Datasheet PDF文件第2页浏览型号MC145202F1的Datasheet PDF文件第3页浏览型号MC145202F1的Datasheet PDF文件第4页浏览型号MC145202F1的Datasheet PDF文件第5页浏览型号MC145202F1的Datasheet PDF文件第6页浏览型号MC145202F1的Datasheet PDF文件第7页 
Order this document by MC145202–1/D  
The MC145202–1 is recommended for new designs and has improved  
suppression of reference sideband spurs. The counters are programmed via  
a synchronous serial port which is SPI compatible. The serial port is  
byte-oriented to facilitate control via an MCU. Due to the innovative  
BitGrabber Plus registers, the MC145202–1 may be cascaded with other  
peripherals featuring BitGrabber Plus without requiring leading dummy bits  
or address bits in the serial data stream. In addition, BitGrabber Plus  
peripherals may be cascaded with existing BitGrabber peripherals.  
The device features a single–ended current source/sink phase detector A  
output and a double–ended phase detector B output. Both phase detectors  
have linear transfer functions (no dead zones). The maximum current of the  
single–ended phase detector output is determined by an external resistor  
tied from the Rx pin to ground. This current can be varied via the serial port.  
PLL FREQUENCY  
SYNTHESIZER  
SEMICONDUCTOR  
TECHNICAL DATA  
Slew–rate control is provided by a special driver designed for the REF  
out  
pin. This minimizes interference caused by REF  
.
20  
out  
This part includes a differential RF input that may be operated in a  
single–ended mode. Also featured are on–board support of an external  
crystal and a programmable reference output. The R, A, and N counters are  
fully programmable. The C register (configuration register) allows the part to  
be configured to meet various applications. A patented feature allows the C  
register to shut off unused outputs, thereby minimizing system noise and  
interference.  
In order to have consistent lock times and prevent erroneous data from  
being loaded into the counters, on–board circuitry synchronizes the update  
of the A register if the A or N counters are loading. Similarly, an update of the  
R register is synchronized if the R counter is loading.  
1
F SUFFIX  
PLASTIC PACKAGE  
CASE 751J  
(SO–20)  
The double–buffered R register allows new divide ratios to be presented  
to the three counters (R, A, and N) simultaneously.  
PIN CONNECTIONS  
• Maximum Operating Frequency: 2000 MHz @ – 10 dBm  
• Operating Supply Current: 4 mA Nominal at 3.0 V  
REF  
1
2
20  
19  
REF  
in  
out  
LD  
D
in  
• Operating Supply Voltage Range (V , V , V  
Pins): 2.7 to 5.5 V  
φ
3
18 CLK  
17 ENB  
16  
DD CC PD  
R
• Current Source/Sink Phase Detector Output:  
4
φ
V
V
PD  
1.7 mA @ 5.0 V or 1.0 mA @ 3.0 V  
5
Output A  
• Gain of Current Source/Sink Phase/Frequency Detector Controllable via  
15  
14  
6
PD  
Output B  
out  
Gnd  
Rx  
Serial Port  
7
V
DD  
• R Counter Division Range: 1 and 5 to 8191  
• Dual–Modulus Capability Provides Total Division up to 262,143  
• High–Speed Serial Interface: 4 Mbps  
8
13 Test 2  
9
12  
11  
V
CC  
Test 1  
f
in  
10  
f
in  
• Output A Pin, When Configured as Data Out, Permits Cascading of  
(Top View)  
Devices  
• Two General–Purpose Digital Outputs:  
Output A: Totem–Pole (Push–Pull) with Four Output Modes  
Output B: Open–Drain  
EVALUATION KIT  
• Patented Power–Saving Standby Feature with Orderly Recovery for  
Minimizing Lock Times, Standby Current: 30 µA  
The P/N MC145202–1EVK, which contains  
hardware and software, is available.  
• See App Note AN1253/D for Low–Pass Filter Design, and AN1277/D for  
Offset Reference PLLs for Fine Resolution or Fast Hopping  
ORDERING INFORMATION  
Operating  
BitGrabber and BitGrabber Plus are trademarks of Motorola, Inc.  
Temperature Range  
Device  
Package  
MC145202F1  
T
A
= –40 to 85°C  
SO–20  
Motorola, Inc. 2000  
Rev 1  
1234567...24

中文翻译

下载PDF

与MC145202F1相关器件

型号 品牌 获取价格 描述 数据表
MC145202F1R2 MOTOROLA

获取价格

 		PLL FREQUENCY SYNTHESIZER, 2000MHz, PDSO20, PLASTIC, SO-20
MC145202FR2 MOTOROLA

获取价格

 		PLL FREQUENCY SYNTHESIZER, 2000MHz, PDSO20, SOG-20
MC14520B ONSEMI

获取价格

 		Dual Up Counters
MC14520B MOTOROLA

获取价格

 		DUAL UP COUNTERS
MC14520BAL ONSEMI

获取价格

 		BINARY COUNTER
MC14520BALD MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16, CERA
MC14520BALDS MOTOROLA

获取价格

 		暂无描述
MC14520BCL ONSEMI

获取价格

 		BINARY COUNTER
MC14520BCP ONSEMI

获取价格

 		Dual Up Counters
MC14520BCP MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16, PLAS

与MC145202F1相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证