SEMICONDUCTOR TECHNICAL DATA
The MC14518B dual BCD counter and the MC14520B dual binary counter
are constructed with MOS P–channel and N–channel enhancement mode
devices in a single monolithic structure. Each consists of two identical,
independent, internally synchronous 4–stage counters. The counter stages
are type D flip–flops, with interchangeable Clock and Enable lines for
incrementing on either the positive–going or negative–going transition as
required when cascading multiple stages. Each counter can be cleared by
applying a high level on the Reset line. In addition, the MC14518B will count
out of all undefined states within two clock periods. These complementary
MOS up counters find primary use in multi–stage synchronous or ripple
counting applications requiring low power dissipation and/or high noise
immunity.
L SUFFIX
CERAMIC
CASE 620
P SUFFIX
PLASTIC
CASE 648
DW SUFFIX
SOIC
CASE 751G
•
•
•
•
Diode Protection on All Inputs
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Internally Synchronous for High Internal and External Speeds
Logic Edge–Clocked Design — Incremented on Positive Transition of
Clock or Negative Transition on Enable
Capable of Driving Two Low–power TTL Loads or One Low–power
Schottky TTL Load Over the Rated Temperature Range
ORDERING INFORMATION
MC14XXXBCP
MC14XXXBCL
MC14XXXBDW
Plastic
Ceramic
SOIC
•
T
A
= – 55° to 125°C for all packages.
MAXIMUM RATINGS* (Voltages Referenced to V
)
SS
Symbol
Parameter
DC Supply Voltage
Value
Unit
V
V
DD
– 0.5 to + 18.0
BLOCK DIAGRAM
V
I
, V
Input or Output Voltage (DC or Transient)
0.5 to V
DD
+ 0.5
V
in out
CLOCK
1
, I
in out
Input or Output Current (DC or Transient),
per Pin
± 10
mA
Q0
3
4
5
6
Q1
C
2
Q2
P
D
Power Dissipation, per Package†
Storage Temperature
500
mW
C
ENABLE
Q3
R
T
stg
– 65 to + 150
260
T
L
Lead Temperature (8–Second Soldering)
C
7
* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
CLOCK
9
11
12
13
14
Q0
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125 C
Q1
C
10
Q2
ENABLE
Q3
R
TRUTH TABLE
Clock Enable Reset
Action
Increment Counter
Increment Counter
No Change
15
V
V
= PIN 16
= PIN 8
DD
SS
1
X
0
0
0
0
0
0
0
1
0
This device contains protection circuitry to
guard against damage due to high static
voltages or electric fields. However, pre-
cautions must be taken to avoid applications of
any voltage higher than maximum rated volt-
ages to this high–impedance circuit. For proper
operation, V and V
to the range V
Unused inputs must always be tied to an
appropriatelogic voltage level (e.g., either V
or V ). Unused outputs must be left open.
DD
X
No Change
No Change
1
No Change
X
X
Q0 thru Q3 = 0
should be constrained
in
out
(V or V
X = Don’t Care
)
V
DD
.
SS
in out
SS
REV 3
1/94
Motorola, Inc. 1995
MOTOROLA CMOS LOGIC DATA
MC14518B MC14520B
409